Estimating the Number of Extra Tests During Iterative Test Generation for Single-Cycle Gate-Exhaustive Faults

被引:0
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Single-cycle gate-exhaustive faults; test compaction; test data compression; test generation;
D O I
10.1109/TCAD.2022.3226677
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cell-aware and gate-exhaustive faults are used for modeling defects whose activation requirements are more complex than those of stuck-at or transition faults. The number of cell-aware or gate-exhaustive faults targeted for test generation has to be bounded to avoid the generation of excessive numbers of tests. In this context, it is advantageous to be able to estimate the number of tests in advance based on the number of target faults, and avoid targeting an excessive number of faults that will result in an excessive number of tests. This article suggests such an estimate for the scenario where test generation is applied iteratively using subsets of single-cycle gate-exhaustive faults such that the detection of every additional subset will provide a meaningful increase in the coverage of the test set. Based on the results of iteration I-1, the estimate predicts the number of tests that will be obtained in iteration I. Test generation can terminate, without generating additional tests, when the estimate indicates that the number of tests will exceed a preselected bound. Experimental results for benchmark circuits demonstrate the accuracy of the estimate.
引用
收藏
页码:2752 / 2760
页数:9
相关论文
共 23 条
  • [1] ASAMI R, 2020, PROC IEEE INT S DEFE, P1
  • [2] OPMISR: The foundation for compressed ATPG vectors
    Barnhart, C
    Brunkhorst, V
    Distler, F
    Farnsworth, O
    Keller, B
    Koenemann, B
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 748 - 757
  • [3] Properties of the input pattern fault model
    Blanton, RD
    Hayes, JP
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 372 - 380
  • [4] C-Testing and Efficient Fault Localization for AI Accelerators
    Chaudhuri, Arjun
    Liu, Chunsheng
    Fan, Xiaoxin
    Chakrabarty, Krishnendu
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 2348 - 2361
  • [5] CHEN YW, 2018, PROC INT S VLSI DESI, P1
  • [6] Cho S., 2005, P IEEE INT C TEST, P1, DOI [10.1109/TEST.2005.1584040, DOI 10.1109/TEST.2005.1584040]
  • [7] Dixit SP, 2018, PROC EUR TEST SYMP
  • [8] On Reduction of Deterministic Test Pattern Sets
    Eggersgluess, Stephan
    Milewski, Sylwester
    Rajski, Janusz
    Tyszer, Jerzy
    [J]. 2021 IEEE INTERNATIONAL TEST CONFERENCE (ITC 2021), 2021, : 260 - 267
  • [9] Guerrero-Balaguera JD, 2022, DES AUT TEST EUROPE, P454, DOI 10.23919/DATE54114.2022.9774597
  • [10] Evaluation of test metrics: Stuck-at, bridge coverage estimate and gate exhaustive
    Guo, Ruifeng
    Mitra, Subhasish
    Amyeen, Emanul
    Lee, Jinkyu
    Sivaraj, Srihari
    Venkataraman, Srikanth
    [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 66 - 71