HGBO-DSE: Hierarchical GNN and Bayesian Optimization based HLS Design Space Exploration

被引:0
|
作者
Kuang, Huizhen [1 ]
Cao, Xianfeng [1 ]
Li, Jingyuan [1 ]
Wang, Lingli [1 ]
机构
[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China
关键词
High-Level Synthesis; Hierarchical GNN; Multi-Objective Bayesian Optimization; Design Space Exploration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-Level Synthesis (HLS) design space exploration aims to find Pareto-optimal designs in the vast directive configuration space. This paper proposes an automatic framework, HGBO-DSE, which consists of a Hierarchical Graph neural network Predictor (HGP) to estimate post-implementation PPA accurately, a Tree-structured Design space Modeler (TDM) to remove the invalid configurations, and a Bayesian Optimization based Multi-objective Exploration engine (BOME) to search Pareto solutions efficiently at function/loop/array/operator-level. A standard dataset is constructed to facilitate AI EDA-related research. The experimental results demonstrate that our HGP can reduce the prediction error of power, critical path delay and resource utilization to 4.21%similar to 7.72%, which outperforms the state-of-the-art works significantly. BOME integrated with our novel algorithm MOTPE-FL can achieve better Pareto fronts than meta-heuristic algorithms SA and NSGA-II, with PPA gains of 72.00% and 30.47% respectively. BOME with HGP can accelerate the DSE process by up to 24x with an average speedup of 14x.
引用
收藏
页码:106 / 114
页数:9
相关论文
共 50 条
  • [21] QuaRTOS-DSE : a Tool for Design Space Exploration of Embedded Real-Time System
    Nabec, Briag Le
    Ben Hedia, Belgacem
    Babau, Jean-Philippe
    2018 IEEE 21ST INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2018), 2018, : 42 - 50
  • [22] Fuzzy clustering based hierarchical metamodeling for design space reduction and optimization
    Wang, GG
    Simpson, TW
    ENGINEERING OPTIMIZATION, 2004, 36 (03) : 313 - 335
  • [23] CollectiveHLS: Ultrafast Knowledge-Based HLS Design Optimization
    Ferikoglou, Aggelos
    Kakolyris, Andreas
    Kypriotis, Vasilis
    Masouros, Dimosthenis
    Soudris, Dimitrios
    Xydis, Sotirios
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (02) : 235 - 238
  • [24] Design space exploration in multi-objective hierarchical SOC design
    Han, Muhua
    Xie, Yufeng
    Liu, Leibo
    Wei, Shaoijun
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 118 - 121
  • [25] MultiObjective GPU Design Space Exploration Optimization
    Jooya, Ali
    Dimopoulos, Nikitas
    Baniasadi, Amirali
    2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 659 - 666
  • [26] Multiobjective GPU design space exploration optimization
    Jooya, Ali
    Dimopoulos, Nikitas
    Baniasadi, Amirali
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 69 : 198 - 210
  • [27] HierArch: A Cluster-Based DNN Accelerator with Hierarchical Buses for Design Space Exploration
    Huang, Jyun-Siou
    Chou, Ting-Han
    Lu, Juin-Ming
    Huang, Chih-Tsun
    Liou, Jing-Jia
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 313 - 318
  • [28] Fast Design Space Exploration using Vivado HLS: Non-Binary LDPC Decoders
    Andrade, Joao
    George, Nithin
    Karras, Kimon
    Novo, David
    Silva, Vitor
    Ienne, Paolo
    Falcao, Gabriel
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 97 - 97
  • [29] A hardware/software partitioning technique with hierarchical design space exploration
    Oudghiri, H
    Kaminska, B
    Rajski, J
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 95 - 98
  • [30] Hierarchical Design Space Exploration for Distributed CNN Inference at the Edge
    Guo, Xiaotian
    Pimentel, Andy D.
    Stefanov, Todor
    MACHINE LEARNING AND PRINCIPLES AND PRACTICE OF KNOWLEDGE DISCOVERY IN DATABASES, ECML PKDD 2022, PT I, 2023, 1752 : 545 - 556