HGBO-DSE: Hierarchical GNN and Bayesian Optimization based HLS Design Space Exploration

被引:0
|
作者
Kuang, Huizhen [1 ]
Cao, Xianfeng [1 ]
Li, Jingyuan [1 ]
Wang, Lingli [1 ]
机构
[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China
关键词
High-Level Synthesis; Hierarchical GNN; Multi-Objective Bayesian Optimization; Design Space Exploration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-Level Synthesis (HLS) design space exploration aims to find Pareto-optimal designs in the vast directive configuration space. This paper proposes an automatic framework, HGBO-DSE, which consists of a Hierarchical Graph neural network Predictor (HGP) to estimate post-implementation PPA accurately, a Tree-structured Design space Modeler (TDM) to remove the invalid configurations, and a Bayesian Optimization based Multi-objective Exploration engine (BOME) to search Pareto solutions efficiently at function/loop/array/operator-level. A standard dataset is constructed to facilitate AI EDA-related research. The experimental results demonstrate that our HGP can reduce the prediction error of power, critical path delay and resource utilization to 4.21%similar to 7.72%, which outperforms the state-of-the-art works significantly. BOME integrated with our novel algorithm MOTPE-FL can achieve better Pareto fronts than meta-heuristic algorithms SA and NSGA-II, with PPA gains of 72.00% and 30.47% respectively. BOME with HGP can accelerate the DSE process by up to 24x with an average speedup of 14x.
引用
收藏
页码:106 / 114
页数:9
相关论文
共 50 条
  • [1] HLS-Based Optimization and Design Space Exploration for Applications with Variable Loop Bounds
    Choi, Young-kyu
    Cong, Jason
    2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
  • [2] Microprocessor Design Space Exploration via Space Partitioning and Bayesian Optimization
    Jiang, Zijun
    Lyu, Yangdi
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [3] CAD Tool Design Space Exploration via Bayesian Optimization
    Ma, Yuzhe
    Yu, Ziyang
    Yu, Bei
    2019 ACM/IEEE 1ST WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), 2019,
  • [4] Design Space Exploration of HPC Systems with Random Forest-based Bayesian Optimization
    Fu, Vincent
    Zaourar, Lilia
    Munier-Kordon, Alix
    Duranton, Marc
    PROCEEDINGS OF THE RAPIDO 2024 WORKSHOP, HIPEAC 2024, 2024, : 9 - 15
  • [5] An FPGA Cost Estimation Technique for Design Space Exploration (DSE)
    Ahmad, Ataulbasit H. S.
    Riazuddin, Arshad
    Khan, S. A.
    17TH IEEE INTERNATIONAL MULTI TOPIC CONFERENCE 2014, 2014, : 378 - 382
  • [6] PRAD: A Bayesian Optimization-based DSE Framework for Parameterized Reconfigurable Architecture Design
    Peng, Bingbing
    Sun, Shaoyang
    Dai, Yuan
    Li, Jingyuan
    Qiu, Yunhui
    Wang, Kaihang
    Yin, Wenbo
    Wang, Lingli
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 227 - 227
  • [7] A Case for Efficient Accelerator Design Space Exploration via Bayesian Optimization
    Reagen, Brandon
    Hernandez-Lobato, Jose Miguel
    Adolf, Robert
    Gelbart, Michael
    Whatmough, Paul
    Wei, Gu-Yeon
    Brooks, David
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [8] MULTI-AGENT BAYESIAN OPTIMIZATION FOR UNKNOWN DESIGN SPACE EXPLORATION
    Chen, Siyu
    Bayrak, Alparslan Emrah
    Sha, Zhenghui
    PROCEEDINGS OF ASME 2023 INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, IDETC-CIE2023, VOL 3B, 2023,
  • [9] Automated Design Space Exploration and Roofline Analysis for FPGA-based HLS Applications
    Siracusa, Marco
    Rabozzi, Marco
    Del Sozzo, Emanuele
    Santambrogio, Marco D.
    Di Tucci, Lorenzo
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 314 - 314
  • [10] A Hierarchical Framework for Design Space Exploration and Optimization of TTP-Based Distributed Embedded Systems
    He, Xiuqiang
    Yuan, Mingxuan
    Gu, Zonghua
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2008, 4 (04) : 237 - 249