Exploring Advanced Packaging Technologies for Reverse Engineering a System-in-Package (SiP)

被引:4
|
作者
Khan, M. Shafkat M. [1 ]
Xi, Chengjie [1 ]
Ul Haque, Md Saad [1 ]
Tehranipoor, Mark M. [1 ]
Asadizanjani, Navid [1 ]
机构
[1] Univ Florida, ECE Dept, Gainesville, FL 32607 USA
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2023年 / 13卷 / 09期
关键词
Advanced packaging; heterogeneous integration; intellectual property (IP) piracy; reverse engineering (RE); system-in-package (SiP);
D O I
10.1109/TCPMT.2023.3311801
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
System-in-package (SiP) is a type of electronic packaging convention that integrates multiple components, such as microprocessors, memory, sensors, and so on, in the form of chiplets into a single unified package. SiP integration, enabled by advanced packaging technologies, is particularly well-suited for mobile devices, wearables, and IoT applications, where space and power constraints are critical. The demand for SiP devices is expected to grow as more applications and industries adopt IoT and connected technologies. The increasing popularity of SiPs also indicates that SiP devices are becoming more attractive targets for attackers who seek to exploit vulnerabilities or steal proprietary information. Intellectual property (IP) piracy and chip counterfeiting powered by reverse engineering (RE) are the biggest threats to fear as we progress toward more advanced packaging technologies. Chiplets are vended in the semiconductor supply chain as off-the-shelf standalone components that can be integrated into larger system-level designs. So, from an attacker's perspective, the crucial challenge in RE an SiP is not concerning the chiplet designs, rather the main target is uncovering the internal structure of the advanced packaging that routes signals away from, toward, and between the chiplets. In this work, we explore some of the popular advanced packaging technologies and propose a set of guidelines for RE SiPs that employ these packaging technologies. We have also exhibited a case study where we used a nondestructive approach to break into an SiP sample to demonstrate the effectiveness of our proposed framework and validate our RE approach.
引用
收藏
页码:1360 / 1370
页数:11
相关论文
共 10 条
  • [1] A Review of System-in-Package Technologies: Application and Reliability of Advanced Packaging
    Wang, Haoyu
    Ma, Jianshe
    Yang, Yide
    Gong, Mali
    Wang, Qinheng
    MICROMACHINES, 2023, 14 (06)
  • [2] New System-in-Package (SiP) Integration Technologies
    Yu, Doug C. H.
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [3] System-in-package technologies for photonics
    Tekin, Tolga
    OPTOELECTRONIC INTEGRATED CIRCUITS XII, 2010, 7605
  • [4] Advanced Thermal Control Using Chip Cooling Laminate Chip (CCLC) with Finite Element Method for System-in-Package (SiP) Technology
    Oukaira, Aziz
    Said, Dhaou
    Zbitou, Jamal
    Lakhssassi, Ahmed
    ELECTRONICS, 2023, 12 (14)
  • [5] Novel System-in-Package Design and Packaging Solution for Solid State Lighting Systems
    Dong, Mingzhi
    Santagata, Fabio
    Wei, Jia
    Yuan, Cadmus
    Zhang, Guoqi
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1192 - 1197
  • [6] Thermal camera for System-in-Package (SiP) technology: Transient thermal analysis based on FPGA and Finite Element Method (FEM)
    Oukaira, Aziz
    Said, Dhaou
    Mellal, Idir
    Ettahri, Ouafaa
    Zbitou, Jamal
    Lakhssassi, Ahmed
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 172
  • [7] Board-Level Drop Impact Reliability Analysis of Dual-Side Molding System-in-Package (SiP) Modules
    Shih, Meng-Kai
    Wu, Nan-Yi
    Lai, Wei-Hong
    Chen, Tang-Yuan
    Kao, Chin-Li
    Hung, C. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (01) : 215 - 221
  • [8] Wire Sweep Characterization in System-in-Package (SiP) Component with Au Wire Bonding During Epoxy Molding Compounds Molding Process
    Myung, Woo-Ram
    Bang, Jae-Oh
    Ha, Sang-Su
    Kim, Dae Up
    Jung, Seung-Boo
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2015, 7 (12) : 994 - 998
  • [9] Integration of MEMS/ Sensors in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)
    Cardoso, Andre
    Kroehnert, Steffen
    Pinto, Raquel
    Fernandes, Elisabete
    Barros, Isabel
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 801 - 807
  • [10] High-performance large-inductance embedded inductors in thin array plastic packaging (TAPP) for RF system-in-package applications
    Chen, KJ
    Chan, KW
    Wong, MKW
    Fok, NMK
    Kwan, KKP
    Fan, NCH
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2004, 14 (09) : 449 - 451