Cuckoo Bloom Hybrid Filter: Algorithm and Hardware Architecture for High Performance Satellite Internet Protocol Route Lookup

被引:2
|
作者
Zhang, Yi [1 ]
Qiao, Lufeng [1 ]
Hu, Lin [1 ,2 ]
Xu, Xin [1 ]
Chen, Qinghua [1 ]
机构
[1] Army Engn Univ PLA, Coll Commun Engn, Nanjing 210007, Peoples R China
[2] Key Lab Elect Informat Control, Chengdu 610036, Peoples R China
来源
APPLIED SCIENCES-BASEL | 2023年 / 13卷 / 18期
关键词
satellite IP route lookup; Bloom filter; cuckoo filter; CBHF; PR-Trie; FPGA; SCHEME; MEMORY;
D O I
10.3390/app131810360
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
The next-generation satellite Internet Protocol (IP) router is required to achieve tens of millions of route lookups per second, since satellite Internet services based on low Earth orbit (LEO) constellations have become a reality. Due to the limitation of hardware resources on satellites and the high reliability requirements for equipment, a new satellite IP route lookup architecture is proposed in this paper. The proposed architecture uses a Bloom and cuckoo filter-based structure called cuckoo Bloom hybrid filter (CBHF), which guarantees only one off-chip memory access per lookup, to accelerate the Prefix-Route Trie (PR-Trie) algorithm. The proposed architecture has been evaluated through both a behavioral simulation in C++ language and a hardware implementation in Verilog hardware description language (HDL). Our simulation and implementation results show that the proposed satellite IP route lookup architecture can achieve a single-port throughput beyond 13 Gbps on a field programmable gate array (FPGA) board with a single DDR3 memory chip when operating at 200 MHz. In addition, the resource utilization in the FPGA shows that the proposed architecture also supports triple modular redundancy (TMR) to enhance reliability.
引用
收藏
页数:23
相关论文
共 25 条
  • [21] A hybrid AI based framework for enhancing security in satellite based IoT networks using high performance computing architecture
    Ahmad, Syed Zubair
    Qamar, Farhan
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [22] ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol
    Vijendra, V.
    Kulkarni, Meghana
    Murgan, Rajesh
    PROCEEDINGS OF THE 12TH INTERNATIONAL JOINT CONFERENCE ON BIOMEDICAL ENGINEERING SYSTEMS AND TECHNOLOGIES, VOL 1 (BIODEVICES), 2019, : 261 - 268
  • [23] High-performance hardware architecture of a robust block-cipher algorithm based on different chaotic maps and DNA sequence encoding
    Amdouni, Rim
    Gafsi, Mohamed
    Guesmi, Ramzi
    Hajjaji, Mohamed Ali
    Mtibaa, Abdellatif
    Bourennane, El -Bay
    INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 346 - 363
  • [24] A High-Performance Energy-Efficient Architecture for FIR Adaptive Filter Based on New Distributed Arithmetic Formulation of Block LMS Algorithm
    Mohanty, Basant K.
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (04) : 921 - 932
  • [25] High-performance, energy-efficient, and memory-efficient FIR filter architecture utilizing 8x8 approximate multipliers for wireless sensor network in the Internet of Things
    Charles Rajesh Kumar, J.
    Kumar, D. Vinod
    Majid, M.A.
    Memories - Materials, Devices, Circuits and Systems, 2022, 3