SpikeSim: An End-to-End Compute-in-Memory Hardware Evaluation Tool for Benchmarking Spiking Neural Networks

被引:9
|
作者
Moitra, Abhishek [1 ]
Bhattacharjee, Abhiroop [1 ]
Kuang, Runcong [2 ]
Krishnan, Gokul [3 ]
Cao, Yu [2 ]
Panda, Priyadarshini [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
[2] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
[3] Meta Real Labs, Redmond, WA USA
基金
美国国家科学基金会;
关键词
Analog crossbars; emerging devices; in-memory computing (IMC); spiking neural networks (SNNs);
D O I
10.1109/TCAD.2023.3274918
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Spiking neural networks (SNNs) are an active research domain toward energy-efficient machine intelligence. Compared to conventional artificial neural networks (ANNs), SNNs use temporal spike data and bio-plausible neuronal activation functions such as leaky-integrate fire/integrate fire (LIF/IF) for data processing. However, SNNs incur significant dot-product operations causing high memory and computation overhead in standard von-Neumann computing platforms. To this end, in memory computing (IMC) architectures have been proposed to alleviate the "memory-wall bottleneck" prevalent in von Neumann architectures. Although recent works have proposed IMC-based SNN hardware accelerators, the following key implementation aspects have been overlooked: 1) the adverse effects of crossbar nonideality on SNN performance due to repeated analog dot-product operations over multiple time-steps and 2) hardware overheads of essential SNN-specific components, such as the LIF/IF and data communication modules. To this end, we propose SpikeSim, a tool that can perform realistic performance, energy, latency and area evaluation of IMC-mapped SNNs. SpikeSim consists of a practical monolithic IMC architecture called SpikeFlow for mapping SNNs. Additionally, the nonideality computation engine (NICE) and energy-latency-area (ELA) engine performs hardware-realistic evaluation of SpikeFlow-mapped SNNs. Based on 65nm CMOS implementation and experiments on CIFAR10, CIFAR100 and TinyImagenet datasets, we find that the LIF/IF neuronal module has significant area contribution (> 11% of the total hardware area). To this end, we propose SNN topological modifications that leads to 1.24x and 10x reduction in the neuronal module's area and the overall energy-delay-product value, respectively. Furthermore, in this work, we perform a holistic comparison between IMC implemented ANN and SNNs and conclude that lower number of time-steps are the key to achieve higher throughput and energy-efficiency for SNNs compared to 4-bit ANNs. The code repository for the SpikeSim tool is available at Github link.
引用
收藏
页码:3815 / 3828
页数:14
相关论文
共 50 条
  • [1] DNN plus NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies
    Peng, Xiaochen
    Huang, Shanshi
    Luo, Yandong
    Sun, Xiaoyu
    Yu, Shimeng
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [2] DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training
    Peng, Xiaochen
    Huang, Shanshi
    Jiang, Hongwu
    Lu, Anni
    Yu, Shimeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (11) : 2306 - 2319
  • [3] On-FPGA Spiking Neural Networks for End-to-End Neural Decoding
    Leone, Gianluca
    Raffo, Luigi
    Meloni, Paolo
    IEEE ACCESS, 2023, 11 : 41387 - 41399
  • [4] SNNBench: End-to-end AI-oriented spiking neural network benchmarking
    Tang F.
    Gao W.
    BenchCouncil Transactions on Benchmarks, Standards and Evaluations, 2023, 3 (01):
  • [5] A Heterogeneous Microprocessor Based on All-Digital Compute-in-Memory for End-to-End AIoT Inference
    Yu, Songming
    He, Yifan
    Jia, Hongyang
    Sun, Wenyu
    Zhou, Mufeng
    Lei, Luchang
    Zhao, Wentao
    Ma, Guofu
    Yang, Huazhong
    Liu, Yongpan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (08) : 3099 - 3103
  • [6] Towards a framework for end-to-end control of a simulated vehicle with spiking neural networks
    Kaiser, Jacques
    Tieck, J. Camilo Vasquez
    Hubschneider, Christian
    Wolf, Peter
    Weber, Michael
    Hoff, Michael
    Friedrich, Alexander
    Wojtasik, Konrad
    Roennau, Arne
    Kohlhaas, Ralf
    Dillmann, Rudiger
    Zollner, J. Marius
    2016 IEEE INTERNATIONAL CONFERENCE ON SIMULATION, MODELING, AND PROGRAMMING FOR AUTONOMOUS ROBOTS (SIMPAR), 2016, : 127 - 134
  • [7] End-To-End Memory Networks
    Sukhbaatar, Sainbayar
    Szlam, Arthur
    Weston, Jason
    Fergus, Rob
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 28 (NIPS 2015), 2015, 28
  • [8] On-FPGA Spiking Neural Networks for Multi-variable End-to-End Neural Decoding
    Leone, Gianluca
    Martis, Luca
    Raffo, Luigi
    Meloni, Paolo
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 185 - 199
  • [9] Gated End-to-End Memory Networks
    Liu, Fei
    Perez, Julien
    15TH CONFERENCE OF THE EUROPEAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (EACL 2017), VOL 1: LONG PAPERS, 2017, : 1 - 10
  • [10] An End-to-End Benchmarking Tool for Analyzing the Hardware-Software Implications of Multi-modal DNNs
    Huang T.
    Zhu X.
    Niu M.
    Performance Evaluation Review, 2024, 51 (03): : 25 - 27