Maskless Lithography for High-Density Package Redistribution Layers

被引:0
作者
Murali, Prahalad [1 ]
Nimbalkar, Pratik [1 ]
Kathaperumal, Mohanalingam [1 ]
Losego, Mark D. [1 ]
Tummala, Rao [1 ]
Swaminathan, Madhavan [2 ,3 ]
机构
[1] Georgia Inst Technol, 3D Syst Packaging Res Ctr, Atlanta, GA 30332 USA
[2] Penn State Univ, 3D Syst Packaging Res Ctr, University Pk, PA 16802 USA
[3] Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA
来源
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC | 2023年
关键词
maskless aligner; RDL; fine-line; throughput;
D O I
10.1109/ECTC51909.2023.00033
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Heterogeneous integration of chiplets requires highdensity fine line/space (L/S) interconnections to enable system scaling. However, as Moore's law for transistors slows down, the dies are disaggregated based on their specific functions thereby increasing the package sizes to accommodate various dies of different functionalities. To enable a high-density redistribution layer (RDL) in the package, this paper studies the fine-line patterning capability of maskless aligner systems. The paper evaluates the smallest achievable feature size on four different thicknesses namely 5 mu m, 7 mu m, 25 mu m and 80 mu m of dry film photoresists (PRs). This work also investigates the effect of dose and defocus on photoresists. Two of the photoresists (5 mu m and 80 mu m) are positive tone and the other 2 are negative tone. The finest L/S obtained was 1.5 mu m with the positive tone 5 mu m dry film photoresist, 3 mu m using the 7 mu m negative tone and 20 mu m using the 80 mu m positive tone resist. This paper also investigates the throughput of the maskless aligners based on the dose, exposure area, and pattern density.
引用
收藏
页码:147 / 151
页数:5
相关论文
共 7 条
  • [1] Feldman M., 2014, NANOLITHOGRAPHY
  • [2] Flack W, 2014, ELEC COMP C, P26, DOI 10.1109/ECTC.2014.6897262
  • [3] Flores G. E., 1993, OPTICALLASER MICROLI
  • [4] Advances in High Performance RDL Technologies for Enabling IO Density of 500 IOs/mm/layer and 8-μm IO Pitch Using Low-k Dielectrics
    Liu, Fuhan
    Zhang, Rui
    DeProspo, Bartlet H.
    Dwarakanath, Shreya
    Nimbalkar, Pratik
    Ravichandran, Siddharth
    Weyers, David
    Kathaperumal, Mohanalingam
    Tummala, Rao R.
    Swaminathan, Madhavan
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1132 - 1139
  • [5] Maskless lithography
    Pease, RF
    [J]. MICROELECTRONIC ENGINEERING, 2005, 78-79 : 381 - 392
  • [6] Optical lithography - a historical perspective
    Ronse, Kurt
    [J]. COMPTES RENDUS PHYSIQUE, 2006, 7 (08) : 844 - 857
  • [7] Sandstrom Clifford, 2021, 2021 IEEE 23rd Electronics Packaging Technology Conference (EPTC), P258, DOI 10.1109/EPTC53413.2021.9663896