A Boundary Mixing Architecture for Two-Channel Frequency-Interleaving Analog-to-Digital Converters

被引:2
作者
Xu, Wenli [1 ]
Du, Zihao [1 ]
Qiu, Lei [1 ]
机构
[1] Tongji Univ, Coll Elect Informat & Engn, Shanghai 201804, Peoples R China
基金
中国国家自然科学基金;
关键词
Mixers; Low-pass filters; Filter banks; Bandwidth; Digital filters; Computer architecture; AC-DC power converters; Boundary conditions; Interleaved codes; Wideband; Analog-to-digital converters (ADCs); boundary mixing (BM); frequency-interleaving (FI); wideband; HYBRID FILTER BANKS; DESIGN; COMPENSATION;
D O I
10.1109/ACCESS.2023.3298025
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multi-channel parallel interleaving in the time or frequency domain is a promising architecture to improve the sampling rates of analog-to-digital converters (ADCs) in the medium-to-high resolution data acquisition system. However, the timing interleaving (TI) structure fails to scale up the bandwidth with the more channels, since the input capacitance of the system will increase with more parallel channels, resulting in the decrease of the acquisition bandwidth and the increase of the power consumption. In the mixer-based frequency interleaving (FI) design, this problem is solved at the expense of introducing incomplete image rejection and complexed hardware implementation. In this paper, a boundary mixing (BM) architecture for two-channel frequency-interleaving (FI) ADCs is proposed. In this architecture, the first channel does not require frequency translation and an analog mixer with zero-frequency local oscillator (LO) is adopted to compensate for the propagation delay. The second channel utilizes a real-valued mixer rather than a complex one with an LO of half the sampling frequency of the sampling system. Such a mixing technique shifts wideband input signals into two baseband signals and then decompose the baseband into narrower sub-bands through two identical low-order low-pass filters, limiting the need for high-order analog analysis filters. Further, the effects of some major realization errors are discussed. The simulation results show that, for a BM system with 12-bit subchannel ADCs and third-order Butterworth filters, more than 11 bits of the resolution are attainable everywhere in the desired band with 64-tap finite-impulse response reconstruction filters.
引用
收藏
页码:82548 / 82555
页数:8
相关论文
共 22 条
[1]  
Ali AMA, 2016, SYMP VLSI CIRCUITS
[2]  
Asemani D., 2016, PROC IEEE INT S COMM, P13
[3]   TIME INTERLEAVED CONVERTER ARRAYS [J].
BLACK, WC ;
HODGES, DA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029
[4]  
Glas JPF, 1998, GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6, P1461, DOI 10.1109/GLOCOM.1998.776582
[5]  
Kapusta R, 2013, ISSCC DIG TECH PAP I, V56, P472, DOI 10.1109/ISSCC.2013.6487820
[6]  
Lei Q, 2013, IEEE INT SYMP CIRC S, P2022, DOI 10.1109/ISCAS.2013.6572268
[7]   Calibration for Realization Errors of Two-Channel Hybrid Filter Bank Analog-to-Digital Converters Based on Frequency-Dependent Model [J].
Liu, Su Juan ;
Wang, Jun Shan ;
Qi, Pei Pei .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (03) :761-779
[8]   Generalized Transmitter Compensation of Frequency Dependent I/Q Imbalance [J].
Lorenz, Kevin S. ;
Goodman, Joel ;
Stantchev, George ;
Pendergrass, Nixon A. .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2016, 64 (09) :2220-2231
[9]   A frequency-translating hybrid architecture for wide-band analog-to-digital converters [J].
Mazlouman, Shahrzad Jalah ;
Mirabbasi, Shahriar .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) :576-580
[10]   Digital Compensation Techniques for Frequency-Translating Hybrid Analog-to-Digital Converters [J].
Mazlouman, Shahrzad Jalali ;
Sheikhaei, Samad ;
Mirabbasi, Shahriar .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2011, 60 (03) :758-767