共 14 条
[1]
Low temperature backside damascene processing on temporary carrier wafer targeting 7μm and 5μm pitch microbumps for N equal and greater than 2 die to wafer TCB stacking
[J].
IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022),
2022,
:1108-1113
[4]
Flexible Hybrid Electronics Technology Using Die-First FOWLP for High-Performance and Scalable Heterogeneous System Integration
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2018, 8 (10)
:1738-1746
[5]
Games W, 2020, ISSCC DIG TECH PAP I, P144
[6]
Hiraki Kazuo, 2021, Journal of Physics: Conference Series, DOI 10.1088/1742-6596/2065/1/012015
[8]
3-D, self-aligned, micro-assembled, electrical interconnects for heterogeneous integration
[J].
MEMS COMPONENTS AND APPLICATIONS FOR INDUSTRY, AUTOMOBILES, AEROSPACE, AND COMMUNICATION II,
2003, 4981
:189-201
[9]
Low-temperature multichip-to-wafer 3D integration based on via-last TSV with OER-TEOS-CVD and microbump bonding without solder extrusion
[J].
2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020),
2020,
:1199-1204
[10]
Lee KW, 2009, IEEE INT 3D SYST, P6, DOI 10.1109/3DIC.2009.5306599