A Review of Tunnel Field-Effect Transistors for Improved ON-State Behaviour

被引:41
作者
Karthik, Kadava R. N. [1 ]
Pandey, Chandan Kumar [1 ]
机构
[1] VIT AP Univ, Sch Elect Engn, Amaravati, Andhra Prades, India
关键词
Ambipolarity; Band-to-band Tunneling; Subthreshold swing; Tunnel FET; FET; OPTIMIZATION; IMPACT; POCKET; PERFORMANCE; SIMULATION; DESIGN; ANALOG;
D O I
10.1007/s12633-022-02028-4
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
Tunnel Field-effect transistor (TFET) is regarded as the most promising candidate which can possibly replace the traditional MOSFET from current IC technology. It has gained much attention from the researchers because of its ability to achieve steep subthreshold slope, a greater immunity towards the short-channel effects and low standby power dissipation. Although TFET promises a lot of advantages over other contenders of MOSFET, the current transport mechanism i.e., band to band tunneling (BTBT) leads to its two major roadblocks such as low ON-state current and ambipolarity. This article presents a detailed survey on the various techniques suggested by the researchers to improve the ON-State current along with subthreshold swing in Tunnel FETs.
引用
收藏
页码:1 / 23
页数:23
相关论文
共 56 条
[1]   In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor [J].
Abdi, Dawit Burusie ;
Kumar, Mamidala Jagadesh .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (12) :1170-1172
[2]   Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric [J].
Anghel, Costin ;
Chilagani, Prathyusha ;
Amara, Amara ;
Vladimirescu, Andrei .
APPLIED PHYSICS LETTERS, 2010, 96 (12)
[3]   A High-Performance Inverted-C Tunnel Junction FET With Source-Channel Overlap Pockets [J].
Ashita ;
Loan, Sajad A. ;
Rafat, Mohammad .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) :763-768
[4]   Demonstration of a Novel Two Source Region Tunnel FET [J].
Bagga, Navjeet ;
Kumar, Anil ;
Dasgupta, Sudeb .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) :5256-5262
[5]   An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET [J].
Bagga, Navjeet ;
Sarkar, Subir Kumar .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) :2136-2142
[6]   Nanowire Array-based MOSFET for Future CMOS Technology to Attain the Ultimate Scaling Limit [J].
Bhol, Krutideepa ;
Nanda, Umakanta .
SILICON, 2022, 14 (03) :1169-1177
[7]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[8]   Improving the performance of dual-k spacer underlap Double Gate TFET [J].
Chauhan, Abhinav ;
Saini, Gaurav ;
Yerur, Pavan Kumar .
SUPERLATTICES AND MICROSTRUCTURES, 2018, 124 :79-91
[9]   Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor [J].
Chen, Shupeng ;
Liu, Hongxia ;
Wang, Shulong ;
Li, Wei ;
Wang, Xing ;
Zhao, Lu .
NANOSCALE RESEARCH LETTERS, 2018, 13
[10]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745