Efficient Algorithms and Architectures for DSP Applications

被引：0
|
作者：
Chiper, Doru-Florin [1 ]
Paleologu, Constantin [2 ]
机构：
[1] Gheorghe Asachi Tech Univ Iasi, Tech Sci Acad Romania, Acad Romanian Scientists, Fac Elect Telecommun & Informat Technol, Iasi 700506, Romania
[2] Univ Politehn Bucuresti, Dept Telecommun, 1-3 Iuliu Maniu Blvd, Bucharest 061071, Romania
来源：
ELECTRONICS | 2023年 / 12卷 / 04期
关键词：
POWER;
D O I：
10.3390/electronics12041012
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页数：4
相关论文
共 50 条
  • [41] A design flow dedicated to multi-mode architectures for DSP applications
    Chavet, Cyrille
    Andriamisaina, Caaliph
    Coussy, Philippe
    Casseau, Emmanuel
    Juin, Emmanuel
    Urard, Pascal
    Martin, Eric
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 604 - +
  • [42] Algorithms for designing efficient multi-precision parallel multiplier and multiplier-adder cells for DSP applications
    Poornaiah, DV
    Ahmad, MO
    Mohan, PVA
    ELECTRONICS LETTERS, 1997, 33 (03) : 173 - 175
  • [43] Efficient Implementation Methodology of Fast FIR Filtering Algorithms on DSP
    Anissa Zergaïnoh
    Pierre Duhamel
    Jean Pierre Vidal
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 16 : 81 - 103
  • [44] Efficient DSP architecture for high-quality audio algorithms
    Yoon, SH
    Moon, JH
    Sunwoo, MH
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2947 - 2950
  • [45] Efficient implementation methodology of fast FIR filtering algorithms on DSP
    Zergainoh, A
    Duhamel, P
    Vidal, JP
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 16 (01): : 81 - 103
  • [46] IMPLEMENTATION OF EFFICIENT FFT ALGORITHMS ON FUSED MULTIPLY ADD ARCHITECTURES
    LINZER, EN
    FEIG, E
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (01) : 93 - 107
  • [47] Efficient DSP and Circuit Architectures for Massive MIMO: State of the Art and Future Directions
    Van der Perre, Liesbet
    Liu, Liang
    Larsson, Erik G.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2018, 66 (18) : 4717 - 4736
  • [48] Efficient partitioning of algorithms for long convolutions and their mapping onto architectures
    Bierens, L
    Deprettere, E
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (01): : 51 - 64
  • [49] Efficient Parallel GCD Algorithms for Multicore Shared Memory Architectures
    Pathirana, Gihan Tharaka
    Sotheeswaran, Sittampalam
    Ratnarajah, Nagulan
    2020 20TH INTERNATIONAL CONFERENCE ON ADVANCES IN ICT FOR EMERGING REGIONS (ICTER-2020), 2020, : 272 - 273
  • [50] DSP48E Efficient Floating Point Multiplier Architectures on FPGA
    Jaiswal, Manish Kumar
    So, Hayden K. -H
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 455 - 460
12345