Efficient Algorithms and Architectures for DSP Applications

被引：0
|
作者：
Chiper, Doru-Florin [1 ]
Paleologu, Constantin [2 ]
机构：
[1] Gheorghe Asachi Tech Univ Iasi, Tech Sci Acad Romania, Acad Romanian Scientists, Fac Elect Telecommun & Informat Technol, Iasi 700506, Romania
[2] Univ Politehn Bucuresti, Dept Telecommun, 1-3 Iuliu Maniu Blvd, Bucharest 061071, Romania
来源：
ELECTRONICS | 2023年 / 12卷 / 04期
关键词：
POWER;
D O I：
10.3390/electronics12041012
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Synthesis of configurable architectures for DSP algorithms
    Ramanathan, S
    Visvanathan, V
    Nandy, SK
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 350 - 357
  • [2] Multiprocessor architectures for DSP applications
    Preuss, Walfried
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [3] Simulation of DSP algorithms on fixed point architectures
    Cullen, KB
    Silvestre, GCM
    Hurley, NJ
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 49 - 52
  • [4] Reconfigurable DSP Architectures for SDR applications
    Muhammad, Najam-ul-Islam
    Khalfallah, Karim
    Knopp, Raymond
    Pacalet, Renaud
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 971 - +
  • [5] Irregular Applications: Architectures & Algorithms
    Feo, John
    Villa, Oreste
    Tumeo, Antonino
    Secchi, Simone
    PROCEEDINGS OF THE FIRST WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHM (IAAA'11), 2011, : 1 - 2
  • [6] Architectures and algorithms for multimedia applications
    Schimmler, M
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 1085 - 1085
  • [7] Architectures and algorithms for multimedia applications
    Uhl, A
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 805 - 806
  • [8] Synthesis of folded pipelined architectures for multirate DSP algorithms
    Denk, TC
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 595 - 607
  • [9] Scheduling instructions of sequential algorithms on parallel DSP architectures
    Matase, Stelian
    Costinescu, Bogdan
    Stoica, Madalin
    OPTIM 2004: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL 4: APPLIED ELECTRONICS, ELECTRICAL ENGINEERING EDUCATION, 2004, : 39 - 42
  • [10] Simulation Tools for Fixed Point DSP Algorithms and Architectures
    Cullen, K. B.
    Silvestre, G. C. M.
    Hurley, N. J.
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 2, 2005, 2 : 153 - 156
12345