Least lp-norm design of complex exponential structure variable fractional delay FIR filters

被引:2
作者
Zhao, Ruijie [1 ]
机构
[1] Shandong Univ, Sch Mech Elect & Informat Engn, Weihai, Peoples R China
关键词
Complex exponential structure; IRLS algorithm; Least lp-norm design; variable fractional delay filter; DIGITAL-FILTERS; MINIMAX DESIGN; SQUARES DESIGN; INTERPOLATION; ALGORITHM;
D O I
10.1016/j.sigpro.2024.109387
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Most of variable fractional delay (VFD) filters adopt the well-known Farrow structure that assumes an algebraic polynomial approximation to the varying impulse response. The recently proposed complex exponential (CE) structure for VFD filters can achieve a great improvement in design accuracy and a marked reduction in complexity compared with the Farrow structure by using complex exponential functions as the approximants. The least l(p)-norm design problem of the CE -based VFD FIR filters is considered in this paper, which is viewed as a good tradeoff between the least squares and minimax designs. The iteratively reweighted least squares (IRLS) approach is adopted to solve this problem, in which the least l(p)-norm approximation is decomposed into a series of weighted least squares (WLS) subproblems. A matrix -based conjugate gradient (CG) algorithm is presented to solve those WLS subproblems, which is very efficient due to the use of matrix variables. Moreover, the filter performance will be improved further by optimizing the shape parameter in the CE structure using a one-dimensional search technique. Design examples are provided to demonstrate the effectiveness of the proposed method. The comparison of the CE structure filters with the Farrow structure filters is included.
引用
收藏
页数:11
相关论文
共 55 条
[1]   Peak-constrained least-squares optimization [J].
Adams, JW ;
Sullivan, JL .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1998, 46 (02) :306-321
[2]  
Andraka R., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P191, DOI 10.1145/275107.275139
[3]   Variable Fractional Delay Filter Design Using a Symmetric Window [J].
Blok, Marek ;
Sac, Maciej .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (10) :3223-3250
[4]   ITERATIVE REWEIGHTED LEAST-SQUARES DESIGN OF FIR FILTERS [J].
BURRUS, CS ;
BARRETO, JA ;
SELESNICK, IW .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1994, 42 (11) :2926-2936
[5]  
Chu, 2017, OPTIMAL DESIGN FARRO
[6]   Variable digital filter with least-square criterion and peak gain constraints [J].
Dam, Hai Huyen ;
Cantoni, Antonio ;
Teo, Kok Lay ;
Nordholm, Sven .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (01) :24-28
[7]   Variable Fractional Delay FIR Filter Design with a Bicriteria and Coefficient Relationship [J].
Dam, Hai Huyen .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (01) :36-40
[8]  
Daniel J. W., 1967, SIAM J NUMER ANAL, V4, P10, DOI DOI 10.1137/0704002
[9]   Design and parallel implementation of FIR digital filters with simultaneously variable magnitude and non-integer phase-delay [J].
Deng, TB .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (05) :243-250
[10]   Coefficient-symmetries for implementing arbitrary-order Lagrange-type variable fractional-delay digital filters [J].
Deng, Tian-Bo .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2007, 55 (08) :4078-4090