Efficient placement and migration policies for an STT-RAM based hybrid L1 cache for intermittently powered systems

被引:3
作者
Badri, SatyaJaswanth [1 ]
Saini, Mukesh [1 ]
Goel, Neeraj [1 ]
机构
[1] IIT Ropar, Comp Sci & Engn, Rupnagar 140001, Punjab, India
关键词
Hybrid cache architecture; Memory; Single-level cache; SRAM; STT-RAM; ARCHITECTURE; SCHEME; DESIGN; ENERGY; EXPLORATION; ALLOCATION; MODEL; SRAM;
D O I
10.1007/s10617-023-09272-w
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The number of battery-powered devices is rapidly increasing due to the widespread use of IoT-enabled nodes in various fields. Energy harvesters, which help to power embedded devices, are a feasible alternative to replacing battery-powered devices. In a capacitor, the energy harvester stores enough energy to power up the embedded device and compute the task. This type of computation is referred to as intermittent computing. Energy harvesters are unable to supply continuous power to embedded devices. All registers and cache in conventional processors are volatile. We require a Non-Volatile Memory (NVM)-based Non-Volatile Processor (NVP) that can store registers and cache contents during a power failure. NVM-based caches reduce system performance and consume more energy than SRAM-based caches. This paper proposes Efficient Placement and Migration policies for hybrid cache architecture that uses SRAM and STT-RAM at the first level cache. The proposed architecture includes cache block placement and migration policies to reduce the number of writes to STT-RAM. During a power failure, the backup strategy identifies and migrates the critical blocks from SRAM to STT-RAM. When compared to the baseline architecture, the proposed architecture reduces STT-RAM writes from 63.35% to 35.93%, resulting in a 32.85% performance gain and a 23.42% reduction in energy consumption. Our backup strategy reduces backup time by 34.46% when compared to the baseline.
引用
收藏
页码:303 / 331
页数:29
相关论文
共 46 条
[1]   ABACa: Access Based Allocation on Set Wise Multi-Retention in STT-RAM Last Level Cache [J].
Agarwal, Sukarn ;
Chakraborty, Shounak .
2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, :171-174
[2]   Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture [J].
Ahn, Junwhan ;
Yoo, Sungjoo ;
Choi, Kiyoung .
IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (03) :940-951
[3]   Hibernus plus plus : A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices [J].
Balsamo, Domenico ;
Weddell, Alex S. ;
Das, Anup ;
Arreola, Alberto Rodriguez ;
Brunelli, Davide ;
Al-Hashimi, Bashir M. ;
Merrett, Geoff V. ;
Benini, Luca .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (12) :1968-1980
[4]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[5]   Achieving Stagnation-Free Intermittent Computation with Boundary-Free Adaptive Execution [J].
Choi, Jongouk ;
Joe, Hyunwoo ;
Kim, Yongjoo ;
Jung, Changhee .
25TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2019), 2019, :331-344
[6]   NVM Way Allocation Scheme to Reduce NVM Writes for Hybrid Cache Architecture in Chip-Multiprocessors [J].
Choi, Ju-Hee ;
Park, Gi-Ho .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (10) :2896-2910
[7]   NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory [J].
Dong, Xiangyu ;
Xu, Cong ;
Xie, Yuan ;
Jouppi, Norman P. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (07) :994-1007
[8]   SRAM- and STT-RAM-based hybrid, shared last-level cache for on-chip CPU-GPU heterogeneous architectures [J].
Gao, Lan ;
Wang, Rui ;
Xu, Yunlong ;
Yang, Hailong ;
Luan, Zhongzhi ;
Qian, Depei ;
Zhang, Han ;
Cai, Jihong .
JOURNAL OF SUPERCOMPUTING, 2018, 74 (07) :3388-3414
[9]   A review of logistics Internet-of-Things: Current trends and scope for future research [J].
Golpira, Heris ;
Khan, Syed Abdul Rehman ;
Safaeipour, Sina .
JOURNAL OF INDUSTRIAL INFORMATION INTEGRATION, 2021, 22
[10]   MiBench: A free, commercially representative embedded benchmark suite [J].
Guthaus, MR ;
Ringenberg, JS ;
Ernst, D ;
Austin, TM ;
Mudge, T ;
Brown, RB .
WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, :3-14