ProHys PUF: A Proteresis- Hysteresis switch based Physical Unclonable Function

被引:1
作者
Khan, Salma [1 ]
Azeemuddin, Syed [1 ]
Sohel, Mohammed Arifuddin [2 ]
机构
[1] Int Inst Informat Technol, Hyderabad 500032, India
[2] Muffakham Jah Coll Engn & Technol, Hyderabad 500034, India
关键词
Hysteresis; Proteresis; ProHys; Switch; Physical unclonable function (PUF); RELIABILITY; LIGHTWEIGHT;
D O I
10.1016/j.vlsi.2022.12.009
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the Integrated Circuits becoming pervasive in all key industries and applications, PUF's has gained immense popularity for securing the IC's by providing unique identification code to each chip. Designing a highly efficient PUF with optimal values of uniqueness and reliability is a significant challenge. Uniqueness depends on process variations during chip fabrication, and reliability depends on the chip's ability to resist changes to supply voltage and temperature variations. Multiple PUF designs that employ reliability enhance-ment circuits and security algorithms achieve these design characteristics. Nonetheless, these techniques are design overheads. This paper presents a novel Physical Unclonable Function (PUF) based on the ProHys switch. It deals with hysteresis and proteresis mode of operation, which are complementary to each other. The Prohys PUF befittingly satisfies both uniqueness and reliability criteria, without any additional circuitry or security algorithms. It is the first attempt to design a PUF based on the ProHys switch to the best of our knowledge. The proposed ProHys PUF is designed in TSMC 180 nm CMOS technology, generating an inter-chip variation of 49.85% with 99.7% uniqueness. The minimum reliability of the circuit is 96.9% for a temperature range of-40 degrees C to 100 degrees C at a supply voltage range of 1.7V-1.9V.
引用
收藏
页码:207 / 216
页数:10
相关论文
共 32 条
[1]   Duty-Cycle-Based Controlled Physical Unclonable Function [J].
Azhar, Mahmood J. ;
Amsaad, Fathi ;
Kose, Selcuk .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (09) :1647-1658
[2]   A Novel Thyristor-Based Silicon Physical Unclonable Function [J].
Bai, Chuang ;
Zou, Xuecheng ;
Dai, Kui .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) :290-300
[3]   A Spintronics Memory PUF for Resilience Against Cloning Counterfeit [J].
Ben Dodo, Samir ;
Bishnoi, Rajendra ;
Nair, Sarath Mohanachandran ;
Tahoori, Mehdi B. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (11) :2511-2522
[4]   A Low Power Diode-Clamped Inverter-Based Strong Physical Unclonable Function for Robust and Lightweight Authentication [J].
Cao, Yuan ;
Liu, Chao Qun ;
Chang, Chip Hong .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) :3864-3873
[5]   A Low-Power Hybrid RO PUF With Improved Thermal Stability for Lightweight Applications [J].
Cao, Yuan ;
Zhang, Le ;
Chang, Chip-Hong ;
Chen, Shoushun .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (07) :1143-1147
[6]   Physically Unclonable Functions Using Foundry SRAM Cells [J].
Clark, Lawrence T. ;
Medapuram, Sai Bharadwaj ;
Kadiyala, Divya Kiran ;
Brunhaver, John .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) :955-966
[7]   Ultra-Lightweight and Reconfigurable Trista e Inverter Based Physical Unclonable Function Design [J].
Cui, Yijun ;
Gu, Chongyan ;
Wang, Chenghua ;
O'Neill, Maire ;
Liu, Weiqiang .
IEEE ACCESS, 2018, 6 :28478-28487
[8]  
Cui YJ, 2016, IEEE INT SYMP CIRC S, P558, DOI 10.1109/ISCAS.2016.7527301
[9]   CMOS SCHMITT TRIGGERS [J].
DOKIC, BL .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1984, 131 (05) :197-202
[10]   SIMPLE CMOS TRANSITION ACCELERATOR CIRCUIT [J].
DUCHENE, P ;
DECLERCQ, MJ ;
KANG, SM .
ELECTRONICS LETTERS, 1991, 27 (04) :300-301