Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics

被引:16
作者
Valencia-Ponce, Martin Alejandro [1 ]
Gonzalez-Zapata, Astrid Maritza [1 ]
de la Fraga, Luis Gerardo [2 ]
Sanchez-Lopez, Carlos [3 ]
Tlelo-Cuautle, Esteban [1 ]
机构
[1] INAOE, Dept Elect, Luis Enr Erro 1, Tonantzintla, Puebla 72840, Mexico
[2] CINVESTAV, Comp Sci Dept, Ave IPN 2508, Mexico City 07360, Mexico
[3] UATx, Dept Elect, Ave Univ 1, Tlaxcala 90070, Mexico
关键词
chaos; CMOS design; operational transconductance amplifier; fractional-order derivative; active filter; particle swarm optimization; BAYESIAN OPTIMIZATION; ANALOG; REALIZATION;
D O I
10.3390/electronics12020413
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, a huge amount of research is done on introducing and implementing new fractional-order chaotic systems. In the majority of cases, the implementation is done using embedded hardware, and very seldom does it use integrated circuit (IC) technology. This is due to the lack of design automation tools ranging from the system level down to layout design. At the system level, the challenge is guaranteeing chaotic behavior by varying all parameters while optimizing dynamical characteristics, such as the Lyapunov spectrum and the Kaplan-Yorke dimension. Using embedded hardware, the implementation is straightforward, but one must perform a scaling process for IC design, in which the biases may be lower than 1 volt but the amplitudes of the state variables of the chaotic systems can have values higher than one. In this manner, this paper describes three levels of abstraction to design fractional-order chaotic systems: The first one shows the optimization of a case study, the mathematical model of the fractional-order Lorenz system to find the fractional-orders of the derivatives, and the coefficients that generate better chaotic behavior. The second level is the block description of a solution of the mathematical model, in which the fractional-order derivatives are approximated in the Laplace domain by several approximation methods. The third level shows the IC design using complementary metal-oxide-semiconductor (CMOS) technology. The transfer functions approximating the fractional-order derivatives are synthesized by active filters that are designed using operational transconductance amplifiers (OTAs). The OTAs are also used to design adders and subtractors, and the multiplication of variables is done by designing a CMOS four-quadrant multiplier. The paper shows that the simulation results scaling the mathematical model to have amplitudes lower than +/- 1 are in good agreement with the results using CMOS IC technology of 180 nm.
引用
收藏
页数:18
相关论文
共 53 条
[1]   Self-tunable chaotic true random bit generator in current-mode CMOS circuit with nonlinear distortion analysis [J].
Addabbo, Tommaso ;
Fort, Ada ;
Mugnaini, Marco ;
Petra, Nicola ;
Takaloo, Hadis ;
Vignoli, Valerio .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (12) :1877-1892
[2]   Chaos in fractional-order autonomous nonlinear systems [J].
Ahmad, WM ;
Sprott, JC .
CHAOS SOLITONS & FRACTALS, 2003, 16 (02) :339-351
[3]   CMOS OTA-Based Filters for Designing Fractional-Order Chaotic Oscillators [J].
Alejandro Valencia-Ponce, Martin ;
Rubi Castaneda-Avina, Perla ;
Tlelo-Cuautle, Esteban ;
Hugo Carbajal-Gomez, Victor ;
Rodolfo Gonzalez-Diaz, Victor ;
Sandoval-Ibarra, Yuma ;
Nunez-Perez, Jose-Cruz .
FRACTAL AND FRACTIONAL, 2021, 5 (03)
[4]   Synthesis and Analysis of the Fixed-Point Hodgkin-Huxley Neuron Model [J].
Andreev, Valery ;
Ostrovskii, Valerii ;
Karimov, Timur ;
Tutueva, Aleksandra ;
Doynikova, Elena ;
Butusov, Denis .
ELECTRONICS, 2020, 9 (03)
[5]  
Antonio G, 2022, APPL SOFT COMPUT, V115, DOI [10.1016/j.asoc.2021.10818, DOI 10.1016/J.ASOC.2021.108188]
[6]  
Bai Qinghai, 2010, Comput Inf Sci, V3, P180, DOI [10.5539/cis.v3n1p180, DOI 10.5539/CIS.V3N1P180]
[7]   Partial fraction expansion-based realizations of fractional-order differentiators and integrators using active filters [J].
Bertsias, Panagiotis ;
Psychalinos, Costas ;
Maundy, Brent J. ;
Elwakil, Ahmed S. ;
Radwan, Ahmed G. .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (04) :513-531
[8]   An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization [J].
Budak, Ahmet Faruk ;
Gandara, Miguel ;
Shi, Wei ;
Pan, David Z. ;
Sun, Nan ;
Liu, Bo .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) :1209-1221
[9]  
Canelas A.M.L., 2020, YIELD AWARE ANALOG I
[10]   Hierarchical Yield-Aware Synthesis Methodology Covering Device-, Circuit-, and System-Level for Radiofrequency ICs [J].
Canelas, Antonio ;
Passos, Fabio ;
Lourenco, Nuno ;
Martins, Ricardo ;
Roca, Elisenda ;
Castro-Lopez, Rafael ;
Horta, Nuno ;
Fernandez, Francisco, V .
IEEE ACCESS, 2021, 9 :124152-124164