Multi-Task Evolutionary to PVT Knowledge Transfer for Analog Integrated Circuit Optimization

被引:6
作者
Li, Jintao [1 ,2 ]
Zhi, Haochang [3 ]
Shan, Weiwei [3 ]
Li, Yongfu [4 ]
Zeng, Yanhan [2 ]
Li, Yun [1 ,5 ]
机构
[1] Univ Elect Sci & Technol China, Shenzhen Inst Adv Study, Shenzhen 518110, Peoples R China
[2] Guangzhou Univ, Sch Elect & Commun Engn, Guangzhou 510006, Peoples R China
[3] Southeast Univ, Sch Elect Sci & Engn, Nanjing 214135, Peoples R China
[4] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Shanghai 200030, Peoples R China
[5] i4AI Ltd, London WC1N3AX, England
来源
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD | 2023年
关键词
Knowledge transfer; Multitask optimization; Electronic design automation; Analog circuit sizing; COMPENSATION; GENERATION; MODEL;
D O I
10.1109/ICCAD57390.2023.10323899
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Designing analog integrated circuits (ICs), particularly sensors and reference circuits, requires a significant amount of human expertise and time, largely due to the requirement of maintaining process, voltage, and temperature (PVT) consistency. So far, there has been plenty of work on tuning the circuit to meet the PVT consistency requirements by comparing the offset of the DC operating point, but this inevitably leads to circuit performance degradation. To improve, we propose a 'PVT-Transfer' framework that utilizes knowledge transfer among PVT corners through evolutionary multitasking. Specifically, via cross-operating the circuit parameters under different PVT corners, knowledge is transferred through parameter migration to improve the robustness of the circuit. Further, PVT-Transfer employs data-driven learning to identify potential similarities among PVT variations, thereby leading to more cost-effective optimization. This framework is evaluated on two voltage references and compared with four state-of-the-art circuit sizing methods. The post-layout Monte-Carlo simulation results verify that PVT-Transfer outperforms the existing methods. It reduces the number of simulations required by 60% compared to the GCN-RL method. Besides, PVT-transfer achieves up to 10x improvement in the figure of merit over the human design.
引用
收藏
页数:9
相关论文
共 32 条
[1]   AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR CMOS OPERATIONAL-AMPLIFIERS [J].
AHUJA, BK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :629-633
[2]   Multifactorial Evolutionary Algorithm With Online Transfer Parameter Estimation: MFEA-II [J].
Bali, Kavitesh Kumar ;
Ong, Yew Soon ;
Gupta, Abhishek ;
Tan, Puay Siew .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2020, 24 (01) :69-83
[3]   A 0.3 nW, 0.093%/V Line Sensitivity, Temperature Compensated Bulk-Programmable Voltage Reference for Wireless Sensor Nodes [J].
Bhattacharjee, Indranil ;
Chowdary, Gajendranath .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (09) :1281-1293
[4]   An Efficient Analog Circuit Sizing Method Based on Machine Learning Assisted Global Optimization [J].
Budak, Ahmet Faruk ;
Gandara, Miguel ;
Shi, Wei ;
Pan, David Z. ;
Sun, Nan ;
Liu, Bo .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) :1209-1221
[5]   Switched-Capacitor Bandgap Voltage Reference for IoT Applications [J].
Chi-Wa, U. ;
Law, Man-Kay ;
Lam, Chi-Seng ;
Martins, Rui P. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (01) :16-29
[6]   A 0.5-V Supply, 36 nW Bandgap Reference With 42 ppm/°C Average Temperature Coefficient Within-40 °C to 120 °C [J].
Chi-Wa, U. ;
Zeng, Wen-Liang ;
Law, Man-Kay ;
Lam, Chi-Seng ;
Martins, Rui Paulo .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) :3656-3669
[7]   An MOS transistor model for analog circuit design [J].
Cunha, AIA ;
Schneider, MC ;
Galup-Montoro, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1510-1519
[8]   A fast and elitist multiobjective genetic algorithm: NSGA-II [J].
Deb, K ;
Pratap, A ;
Agarwal, S ;
Meyarivan, T .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2002, 6 (02) :182-197
[9]   Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits [J].
Filanovsky, IM ;
Allam, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2001, 48 (07) :876-884
[10]   Surrogate Assisted Optimization for Low-Voltage Low-Power Circuit Design [J].
Garbaya, Amel ;
Kotti, Mouna ;
Fakhfakh, Mourad ;
Tlelo-Cuautle, Esteban .
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2020, 10 (02) :1-16