Processor power and energy consumption estimation techniques in IoT applications: A review

被引:21
作者
Dibal, P. Y. [1 ]
Onwuka, E. N. [2 ]
Zubair, S. [2 ]
Nwankwo, E. I. [2 ]
Okoh, S. A. [2 ]
Salihu, B. A. [2 ]
Mustaphab, H. B. [2 ]
机构
[1] Univ Maiduguri, Comp Engn Dept, Maiduguri, Nigeria
[2] Fed Univ Technol FUT Minna, Telecommun Engn Dept, Minna, Nigeria
关键词
Energy; Internet; -of; -Things; Power; Processor; LEVEL POWER; LEAKAGE CURRENT; REDUCTION TECHNIQUES; RTL; DISSIPATION; MODELS; TECHNOLOGIES; FRAMEWORK; INTERNET; DESIGN;
D O I
10.1016/j.iot.2022.100655
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The energy efficiency of IoT nodes remains the dominant factor for effective IoT solutions that will meet the challenges of the 21st century, especially in the drive towards a carbon-neutral world through net-zero targets. Microprocessors/microcontrollers are devices that perform entire operations of IoT devices. Therefore, the power and energy consumption of these processors directly reflects the power consumed by the IoT devices they drive. An accurate estimation of the power and energy consumption of the processors is vital for the development of energyefficient IoT solutions because IoT devices are designed to operate in remote locations for long periods without human intervention. It is against this backdrop that this paper which is expected to serve as a guide for researches and IoT node/application developers in selecting the best technique for an IoT use-case, presents a review of processor power and energy consumption estimation techniques starting from the lowest level of abstraction to the highest level of abstraction. The review involves a detailed discussion of estimation technique methodologies for an abstraction level, and where applicable, generalized methodologies which cover the most approach used for an abstraction level are covered. The existence of overlaps and the impact of processor duty cycles on the techniques were discussed. A comparison of the strengths and weaknesses of each technique was made, from where register-transfer level and instruction level techniques are shown to be resilient against errors that occur from poor input signal conditioning. Future directions for the development of estimation techniques are also presented as recommendation.
引用
收藏
页数:24
相关论文
共 177 条
[51]   Performance and programmability comparison of the thick control flow architecture and current multicore processors [J].
Forsell, Martti ;
Nikula, Sara ;
Roivainen, Jussi ;
Leppanen, Ville ;
Traff, Jesper Larsson .
JOURNAL OF SUPERCOMPUTING, 2022, 78 (03) :3152-3183
[52]   Estimation of energy consumption in machine learning [J].
Garcia-Martin, Eva ;
Rodrigues, Crefeda Faviola ;
Riley, Graham ;
Grahn, Hakan .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 134 :75-88
[53]  
Goswami S., 2014, INT J VLSI DES COMM, V5, P75
[54]  
Grammatikakis MD, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P167, DOI 10.1007/978-1-4419-6460-1_8
[55]  
Gupta S, 1997, DES AUT CON, P365, DOI 10.1145/266021.266171
[56]   Analytical model for high level power modeling of combinational and sequential circuits [J].
Gupta, S ;
Najm, FN .
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, :164-172
[57]   Analytical models for RTL power estimation of combinational and sequential circuits [J].
Gupta, S ;
Najm, FN .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) :808-814
[58]  
Haj-Yahya J., 2018, ENERGY EFFICIENT HIG, P3
[59]  
Hao S, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P92, DOI 10.1109/ICSE.2013.6606555
[60]  
Harman M., 2015, IEEE 8 INT C SOFTWAR, P1