共 177 条
[53]
Goswami S., 2014, INT J VLSI DES COMM, V5, P75
[54]
Grammatikakis MD, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P167, DOI 10.1007/978-1-4419-6460-1_8
[55]
Gupta S, 1997, DES AUT CON, P365, DOI 10.1145/266021.266171
[56]
Analytical model for high level power modeling of combinational and sequential circuits
[J].
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS,
1999,
:164-172
[58]
Haj-Yahya J., 2018, ENERGY EFFICIENT HIG, P3
[59]
Hao S, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P92, DOI 10.1109/ICSE.2013.6606555
[60]
Harman M., 2015, IEEE 8 INT C SOFTWAR, P1