Processor power and energy consumption estimation techniques in IoT applications: A review

被引:21
作者
Dibal, P. Y. [1 ]
Onwuka, E. N. [2 ]
Zubair, S. [2 ]
Nwankwo, E. I. [2 ]
Okoh, S. A. [2 ]
Salihu, B. A. [2 ]
Mustaphab, H. B. [2 ]
机构
[1] Univ Maiduguri, Comp Engn Dept, Maiduguri, Nigeria
[2] Fed Univ Technol FUT Minna, Telecommun Engn Dept, Minna, Nigeria
关键词
Energy; Internet; -of; -Things; Power; Processor; LEVEL POWER; LEAKAGE CURRENT; REDUCTION TECHNIQUES; RTL; DISSIPATION; MODELS; TECHNOLOGIES; FRAMEWORK; INTERNET; DESIGN;
D O I
10.1016/j.iot.2022.100655
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The energy efficiency of IoT nodes remains the dominant factor for effective IoT solutions that will meet the challenges of the 21st century, especially in the drive towards a carbon-neutral world through net-zero targets. Microprocessors/microcontrollers are devices that perform entire operations of IoT devices. Therefore, the power and energy consumption of these processors directly reflects the power consumed by the IoT devices they drive. An accurate estimation of the power and energy consumption of the processors is vital for the development of energyefficient IoT solutions because IoT devices are designed to operate in remote locations for long periods without human intervention. It is against this backdrop that this paper which is expected to serve as a guide for researches and IoT node/application developers in selecting the best technique for an IoT use-case, presents a review of processor power and energy consumption estimation techniques starting from the lowest level of abstraction to the highest level of abstraction. The review involves a detailed discussion of estimation technique methodologies for an abstraction level, and where applicable, generalized methodologies which cover the most approach used for an abstraction level are covered. The existence of overlaps and the impact of processor duty cycles on the techniques were discussed. A comparison of the strengths and weaknesses of each technique was made, from where register-transfer level and instruction level techniques are shown to be resilient against errors that occur from poor input signal conditioning. Future directions for the development of estimation techniques are also presented as recommendation.
引用
收藏
页数:24
相关论文
共 177 条
[1]   A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance [J].
Abdulrazzaq, Bilal I. ;
Halin, Izhal Abdul ;
Kawahito, Shoji ;
Sidek, Roslina M. ;
Shafie, Suhaidi ;
Yunus, Nurul Amziah Md .
SPRINGERPLUS, 2016, 5
[2]   Predictive Maintenance Planning for Industry 4.0 Using Machine Learning for Sustainable Manufacturing [J].
Abidi, Mustufa Haider ;
Mohammed, Muneer Khan ;
Alkhalefah, Hisham .
SUSTAINABILITY, 2022, 14 (06)
[3]  
Acar H., 2016, INT J ELECT BUS MANA, V14, P42
[4]   Microprocessor Optimizations for the Internet of Things: A Survey [J].
Adegbija, Tosiron ;
Rogacs, Anita ;
Patel, Chandrakant ;
Gordon-Ross, Ann .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (01) :7-20
[5]  
Airehrour D., 2016, INT C INF RES MAN
[6]   A Survey on 5G Networks for the Internet of Things: Communication Technologies and Challenges [J].
Akpakwu, Godfrey Anuga ;
Silva, Bruno J. ;
Hancke, Gerhard P. ;
Abu-MAhfouz, Adnan M. .
IEEE ACCESS, 2018, 6 :3619-3647
[7]  
ALDEC, 2022, FPGA DES FPGA VEND S
[8]  
Amirtharajah R., 2008, EEC 216 LECT 2 METRI
[9]  
Anjum S.S., 2019, IOP C SER EARTH ENV, V268, P1
[10]  
Ardito L., 2019, HINDAWI SCI PROGRAM, P1