Genetic Algorithm- and Cuckoo Search Algorithm-Based Routing Optimizations in Network-on-Chip

被引:5
作者
Joshi, Bansidhar [1 ]
Thakur, Manish K. [1 ]
机构
[1] Jaypee Inst Informat Technol, Dept Comp Sci Engn & Informat Technol, Noida 201309, India
关键词
Network-on-chip; Routing; Genetic algorithm; Cuckoo search algorithm; Latency; Throughput; MODEL; SYSTEM;
D O I
10.1007/s13369-022-07272-9
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
On-chip networks have come to the fore as a reliable solution to counter the problems of flexibility and scalability in many-core architectures, which persist in earlier generations of SoCs. One of the major ingredients in this field is routing data packets through the network of IP cores. The state-of-the-art routing mechanisms deal with a high trade-off between two principal performance parameters, viz. throughput and latency, by optimizing one parameter and becoming a performance bottleneck for the other. This research work is an endeavor to propose an optimized all-round routing algorithm to overcome the aforementioned problem. We have introduced two nature-inspired routing mechanisms based on genetic algorithms and cuckoo search algorithms, respectively, to provide the optimality over the state-of-the-art XY algorithm under diverse traffic scenarios. Simulations done for evaluating the performance of proposed schemes validate a significant improvement in the network throughput while incurring a lesser network delay over the XY routing scheme.
引用
收藏
页码:9635 / 9644
页数:10
相关论文
共 53 条
[31]   Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives [J].
Marculescu, Radu ;
Ogras, Umit Y. ;
Peh, Li-Shiuan ;
Jerger, Natalie Enright ;
Hoskote, Yatin .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) :3-21
[32]  
Nicopoulos, 2009, LNEE, V45, P1
[33]   Discrete cuckoo search algorithm for the travelling salesman problem [J].
Ouaarab, Aziz ;
Ahiod, Belaid ;
Yang, Xin-She .
NEURAL COMPUTING & APPLICATIONS, 2014, 24 (7-8) :1659-1669
[34]  
Palesi M., 2014, ROUTING ALGORITHMS N, V1482, DOI [10.1007/978-1-4614-8274-1, DOI 10.1007/978-1-4614-8274-1]
[35]   Performance evaluation and design trade-offs for network-on-chip interconnect architectures [J].
Pande, PP ;
Grecu, C ;
Jones, M ;
Ivanov, A ;
Saleh, R .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) :1025-1040
[36]  
Paul, 2016, SET SHORTER PATHS US, P346, DOI [10.1109/ISACC.2015.7377367, DOI 10.1109/ISACC.2015.7377367]
[37]   A delay model for router microarchitectures [J].
Peh, LS ;
Dally, WJ .
IEEE MICRO, 2001, 21 (01) :26-34
[38]   Routing Algorithms for NoC Architecture a Relative Analysis [J].
Sayankar, Bharati B. ;
Agrawal, Pankaj ;
Dorle, S. S. .
2013 SIXTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2013), 2013, :105-106
[39]  
Sharma V, 2010, LECT NOTES COMPUT SC, V6289, P481, DOI 10.1007/978-3-642-15672-4_41
[40]  
Sheng, 2015, NETWORKS ON CHIP IMP