Genetic Algorithm- and Cuckoo Search Algorithm-Based Routing Optimizations in Network-on-Chip

被引:5
作者
Joshi, Bansidhar [1 ]
Thakur, Manish K. [1 ]
机构
[1] Jaypee Inst Informat Technol, Dept Comp Sci Engn & Informat Technol, Noida 201309, India
关键词
Network-on-chip; Routing; Genetic algorithm; Cuckoo search algorithm; Latency; Throughput; MODEL; SYSTEM;
D O I
10.1007/s13369-022-07272-9
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
On-chip networks have come to the fore as a reliable solution to counter the problems of flexibility and scalability in many-core architectures, which persist in earlier generations of SoCs. One of the major ingredients in this field is routing data packets through the network of IP cores. The state-of-the-art routing mechanisms deal with a high trade-off between two principal performance parameters, viz. throughput and latency, by optimizing one parameter and becoming a performance bottleneck for the other. This research work is an endeavor to propose an optimized all-round routing algorithm to overcome the aforementioned problem. We have introduced two nature-inspired routing mechanisms based on genetic algorithms and cuckoo search algorithms, respectively, to provide the optimality over the state-of-the-art XY algorithm under diverse traffic scenarios. Simulations done for evaluating the performance of proposed schemes validate a significant improvement in the network throughput while incurring a lesser network delay over the XY routing scheme.
引用
收藏
页码:9635 / 9644
页数:10
相关论文
共 53 条
[1]  
Abdullah Nibras, 2017, International Journal of Networking and Virtual Organisations, V17, P3
[2]   GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator [J].
Agarwal, Niket ;
Krishna, Tushar ;
Peh, Li-Shiuan ;
Jha, Niraj K. .
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2009, :33-42
[3]  
Ahmad K., 2020, EAI Endorsed Transactions on Context -aware Systems and Applications, V7, DOI [10.4108/eai.23-12-2020.167793, DOI 10.4108/EAI.23-12-2020.167793]
[4]  
Al-Ghazal Mustafa, 2007, 2007 IEEE International Symposium on Signal Processing and Information Technology, P497, DOI 10.1109/ISSPIT.2007.4458010
[5]  
[Anonymous], 2006, 14 IEEE INT S MODELI, DOI DOI 10.1109/MASCOTS.2006.9
[6]  
[Anonymous], 1992, ADAPTATION NATURAL A
[7]   Network-on-chip architectures and design methods [J].
Benini, L ;
Bertozzi, D .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02) :261-272
[8]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[9]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[10]  
Chen XN, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90