Universal Compact Model of Flicker Noise in Ferroelectric Logic and Memory Transistors

被引:2
|
作者
Kumar, Abhishek [1 ]
Ehteshamuddin, M. [1 ]
Gaidhane, Amol D. [2 ]
Bulusu, Anand [1 ]
Mehrotra, Shruti [3 ]
Dasgupta, Avirup [1 ]
机构
[1] Indian Inst Technol Roorkee, Dept Elect & Commun Engn, Roorkee 247667, India
[2] Arizona State Univ, Dept EECS, Tempe, AZ 85281 USA
[3] GlobalFoundries, Bengaluru 560045, India
关键词
Compact model; ferroelectric (FE) field effect transistors (FETs); flicker noise; negative capacitance FET (NCFET);
D O I
10.1109/TED.2023.3287825
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we present a physics-based compact model of flicker noise (low-frequency noise) in ferroelectric (FE) field-effect transistors (FETs). This model predicts the noise due to charge trapping/de-trapping in the FE/dielectric interface accounting for both carrier number fluctuations and correlated mobility fluctuations in the channel. This model can work with any FE framework and has been tested with Landau based as well as nucleation-limited-switching (NLS)-based cores. The effect of FE thickness scaling is also captured. The model is validated for both logic and memory devices with TCAD as well as experimental measurements.
引用
收藏
页码:18 / 22
页数:5
相关论文
共 50 条
  • [41] Unified Transient and Frequency Domain Noise Simulation for Random Telegraph Noise and Flicker Noise Using a Physics-Based Model
    Higashi, Yusuke
    Momo, Nobuyuki
    Sasaki, Hiroki
    Momose, Hisayo Sasaki
    Ohguro, Tatsuya
    Mitani, Yuichiro
    Ishihara, Takamitsu
    Matsuzawa, Kazuya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 4197 - 4203
  • [42] Design consideration of ferroelectric field-effect-transistors with metal-ferroelectric-metal capacitor for ternary content addressable memory
    Yi, Boram
    Hwang, Junghyeon
    Oh, Tae Woo
    Jeon, Sanghun
    Jung, Seong-Ook
    Yang, Ji-Woon
    SOLID-STATE ELECTRONICS, 2023, 206
  • [43] A Compact Model for RRAM Including Random Telegraph Noise
    Guan, Bochen
    Li, Jing
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [44] A Unified Charge-Based SPICE-Compatible Flicker Noise Model for 2-D Material FETs
    Nazir, Mohammad Sajid
    Naseer, Ateeb
    Ahsan, Sheikh Aamir
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (10) : 6452 - 6455
  • [45] A Compact Model for Compound Semiconductor Tunneling Field-Effect-Transistors
    Mehta, J. U.
    Borders, W. A.
    Lunardi, L.
    Liu, H.
    Datta, S.
    IEEE SOUTHEASTCON 2014, 2014,
  • [46] Physical Compact Model for Source-Gated Transistors for DC Application
    Golec, Patryk
    Bestelink, Eva
    Sporea, Radu A.
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (03) : 952 - 958
  • [47] DC Compact Model for SOI Tunnel Field-Effect Transistors
    Bhushan, Bharat
    Nayak, Kaushik
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2635 - 2642
  • [48] Compact Model of Carrier Transport in Monolayer Transition Metal Dichalcogenide Transistors
    Wu, Tong
    Cao, Xi
    Guo, Jing
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 177 - 183
  • [49] A Compact Model of Metal-Ferroelectric-Insulator-Semiconductor Tunnel Junction
    Tung, Chien-Ting
    Pahwa, Girish
    Salahuddin, Sayeef
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (01) : 414 - 418
  • [50] A Physics-Based Dynamic Compact Model of Ferroelectric Tunnel Junctions
    Feng, Ning
    Li, Hao
    Zhang, Lining
    Ji, Ning
    Zhang, Fangxi
    Zhu, Xiaobao
    Shang, Zongwei
    Cai, Puyang
    Li, Ming
    Wang, Runsheng
    Huang, Ru
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (02) : 261 - 264