A Zoom Architecture Using Linear-Exponential Incremental ADC

被引：2

作者：

Wang, Qingxun ^{[1
]}

Chenand, Kaiquan ^{[1
]}

Qi, Liang ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Micronano Elect, Shanghai, Peoples R China

来源：

2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS | 2023年

基金：

国家重点研发计划;

关键词：

zoom linear-exponential incremental analog-to-digital converter (LE-IADC); second-order noise coupling (NC); maximum stable amplitude (MSA);

D O I：

10.1109/NEWCAS57931.2023.10198182

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

WThis paper presents a zoom linear-exponential incremental analog-to-digital convertor (LE-IADC). A two-phase LE-IADC using second-order noise coupling (NC) is employed as the fine ADC. The second-order NC could further expedite the accumulation of the IADC, compared with the prior art using first-order NC. Therefore, it results in a higher theoretical resolution. However, such higher-order NC gives rise to an extremely poor maximum stable amplitude (MSA). Thanks to the zoom topology, the MSA loss could be inherently compensated. Mathematical analysis and behavioral-level simulation results are presented to confirm the principle of the proposed zoom LE-IADC.

引用

页数：5

共 50 条

[41] High resolution ADC using phase modulation - demodulation architecture [J].

Rylov, S.V. ;

Brock, D.K. ;

Gaidarenko, D.V. ;

Kirichenko, A.F. ;

Vogt, J.M. ;

Semenov, V.K. .

IEEE Transactions on Applied Superconductivity, 1999, 9 (2 III) :3016-3019

[42] High resolution ADC using phase modulation - Demodulation architecture [J].

Rylov, SV ;

Brock, DK ;

Gaidarenko, DV ;

Kirichenko, AF ;

Vogt, JM .

IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) :3016-3019

[43] A Sub-1μW 16-Bit Fully Dynamic Zoom ADC Compatible With Free-Running and Incremental Modes Using Residue Feedforward and Extended Counting Techniques [J].

Liu, Yuyan ;

Wu, Xinjie ;

Yu, Xiaopeng ;

Hung, Junjie ;

Lin, Ling ;

Chen, Pengpeng ;

Tan, Nianxiong Nick .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (02) :522-526

[44] A Novel Linear Filter for Incremental Delta-Sigma ADC Based on Modified Least Squares Algorithm [J].

Wang, Yuqi ;

Wang, Haiyong .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (05) :3324-3336

[45] All-Digital Background Calibration of a Pipelined-SAR ADC Using the "Split ADC" Architecture [J].

Zhou, Jingpeng ;

Wang, Peng ;

Luo, Zhiqiang ;

Li, Fule .

2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,

[46] DAC nonlinearity and residue gain error correction in a pipelined ADC using a split-ADC architecture [J].

Ahmed, Imran ;

Johns, David A. .

PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, :289-+

[47] Optimized New ADC Architecture Using ΣΔ Modulators for Nonlinearly Distorted Signals [J].

Pham, Dang-Kien Germain ;

Desgreys, Patricia ;

Loumeau, Patrick ;

Ridgers, Tim .

2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, :245-248

[48] Flash ADC Architecture using Multiplexers to Reduce a Preamplifier and Comparator Count [J].

Lee, Jong Im ;

Song, Jong-In .

2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,

[49] A Low Power Cyclic ADC Architecture using Reference Scaling Technique [J].

Das, Kousik ;

Deb, Senorita ;

Sahoo, Bibhu Datta .

2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,

[50] Modeling Posterior Probabilities using the Linear Exponential Family [J].

Olsen, Peder ;

Goel, Vaibhava ;

Micchelli, Charles ;

Hershey, John .

11TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2010 (INTERSPEECH 2010), VOLS 3 AND 4, 2010, :2994-+

← 1 2 3 4 5 →