A Zoom Architecture Using Linear-Exponential Incremental ADC

被引：2
作者：
Wang, Qingxun [1 ]
Chenand, Kaiquan [1 ]
Qi, Liang [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Dept Micronano Elect, Shanghai, Peoples R China
来源：
2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS | 2023年
基金：
国家重点研发计划;
关键词：
zoom linear-exponential incremental analog-to-digital converter (LE-IADC); second-order noise coupling (NC); maximum stable amplitude (MSA);
D O I：
10.1109/NEWCAS57931.2023.10198182
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
WThis paper presents a zoom linear-exponential incremental analog-to-digital convertor (LE-IADC). A two-phase LE-IADC using second-order noise coupling (NC) is employed as the fine ADC. The second-order NC could further expedite the accumulation of the IADC, compared with the prior art using first-order NC. Therefore, it results in a higher theoretical resolution. However, such higher-order NC gives rise to an extremely poor maximum stable amplitude (MSA). Thanks to the zoom topology, the MSA loss could be inherently compensated. Mathematical analysis and behavioral-level simulation results are presented to confirm the principle of the proposed zoom LE-IADC.
引用
收藏
页数：5
相关论文
共 50 条
  • [31] Design study on a SAR ADC using an incremental ΣΔ-DAC
    AlMarashli, Ahmad
    Anders, Jens
    Ortmanns, Maurits
    [J]. 2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 172 - 175
  • [32] A 550μW 20kHz BW 100.8dB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65nm CMOS
    Wang, Biao
    Sin, Sai-Weng
    Seng-Pan, U.
    Malobertr, Franco
    Martins, R. P.
    [J]. 2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 207 - 208
  • [33] Revenue risk and fishery choice with linear-exponential utility: An application to Bering Sea Aleutian Islands trawl fisheries.
    House, BW
    Larson, DM
    Terry, JM
    [J]. AMERICAN JOURNAL OF AGRICULTURAL ECONOMICS, 1998, 80 (05) : 1198 - 1198
  • [34] A 6.3μW 20b Incremental Zoom-ADC with 6ppm INL and 1μV Offset
    Chae, Youngcheol
    Souri, Kamran
    Makinwa, Kofi A. A.
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 276 - +
  • [35] A 121 dB SNDR Zoom ADC Using Dynamic Amplifier and Asynchronous SAR Quantizer
    Jia, Yangchen
    Guo, Jiangfei
    Guo, Guiliang
    [J]. ELECTRONICS, 2023, 12 (02)
  • [36] Agile security using an incremental security architecture
    Chivers, H
    Paige, RF
    Ge, XC
    [J]. EXTREME PROGRAMMING AND AGILE PROCESSES IN SOFTWARE ENGINEERING, PROCEEDINGS, 2005, 3556 : 57 - 65
  • [37] VLSI Architecture of Exponential Block for Non-Linear SVM Classification
    Gupta, Shradha
    Saurav, Sumeet
    Singh, Sanjay
    Saini, Anil K.
    Saini, Ravi
    [J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 528 - 532
  • [38] INCREMENTAL LINEAR TRANSDUCER USING WIEGAND SENSORS
    NORMANN, N
    [J]. TECHNISCHES MESSEN, 1984, 51 (04): : 130 - 132
  • [39] All-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture
    McNeill, John A.
    Chan, Ka Yan
    Coln, Michael C. W.
    David, Christopher L.
    Brenneman, Cody
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (10) : 2355 - 2365
  • [40] A 84.7-DR Wide BW Incremental ADC Using CT Structure
    Wang, Ting-Yang
    Lee, Tai-Cheng
    [J]. 2015 International symposium on VLSI Design, Automation and Test (VLSI-DAT), 2015,
12345