FPGA-Based Feature Extraction and Tracking Accelerator for Real-Time Visual SLAM

被引:1
|
作者
Zhang, Jie [1 ]
Xiong, Shuai [2 ,3 ]
Liu, Cheng [4 ]
Geng, Yongchao [2 ,3 ]
Xiong, Wei [4 ]
Cheng, Song [2 ,3 ]
Hu, Fang [2 ,3 ]
机构
[1] Chinese Acad Sci, Natl Astron Observ, Beijing 100101, Peoples R China
[2] China Elect Technol Grp Corp, Res Inst 20, Xian 710068, Peoples R China
[3] CETC Galaxy BEIDOU Technol Xian Co Ltd, Xian 710061, Peoples R China
[4] Beijing Eyestar Technol Co Ltd, Beijing 102200, Peoples R China
基金
中国国家自然科学基金;
关键词
VIO; V-SLAM; FPGA; histogram equalization; FAST; pyramid processing; SIMULTANEOUS LOCALIZATION;
D O I
10.3390/s23198035
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Due to its advantages of low latency, low power consumption, and high flexibility, FPGA-based acceleration technology has been more and more widely studied and applied in the field of computer vision in recent years. An FPGA-based feature extraction and tracking accelerator for real-time visual odometry (VO) and visual simultaneous localization and mapping (V-SLAM) is proposed, which can realize the complete acceleration processing capability of the image front-end. For the first time, we implement a hardware solution that combines features from accelerated segment test (FAST) feature points with Gunnar Farneback (GF) dense optical flow to achieve better feature tracking performance and provide more flexible technical route selection. In order to solve the scale invariance and rotation invariance lacking problems of FAST features, an efficient pyramid module with a five-layer thumbnail structure was designed and implemented. The accelerator was implemented on a modern Xilinx Zynq FPGA. The evaluation results showed that the accelerator could achieve stable tracking of features of violently shaking images and were consistent with the results from MATLAB code running on PCs. Compared to PC CPUs, which require seconds of processing time, the processing latency was greatly reduced to the order of milliseconds, making GF dense optical flow an efficient and practical technical solution on the edge side.
引用
收藏
页数:17
相关论文
共 50 条
  • [41] An FPGA-based design for real-time super-resolution reconstruction
    Marin, Yoan
    Miteran, Johel
    Dubois, Julien
    Heyrman, Barthelemy
    Ginhac, Dominique
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (06) : 1769 - 1785
  • [42] FPGA-based wireless smart sensor for real-time photosynthesis monitoring
    Roberto Millan-Almaraz, Jesus
    Torres-Pacheco, Irineo
    Duarte-Galvan, Carlos
    Gerardo Guevara-Gonzalez, Ramon
    Miguel Contreras-Medina, Luis
    de Jesus Romero-Troncoso, Rene
    Rooney Rivera-Guillen, Jesus
    COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2013, 95 : 58 - 69
  • [43] An FPGA-based design for real-time super-resolution reconstruction
    Yoan Marin
    Johel Miteran
    Julien Dubois
    Barthélémy Heyrman
    Dominique Ginhac
    Journal of Real-Time Image Processing, 2020, 17 : 1769 - 1785
  • [44] An FPGA-based Portable Real-time Obstacle Detection and Notification System
    Trent, Mike
    Laubhan, Kevin
    Abdelgawad, Ahmed
    Yelamarthi, Kumar
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1954 - 1958
  • [45] An FPGA-Based Development Platform for Real-Time Solid State Devices
    Komsul, Muhammed Ziya
    McEwan, Alistair A.
    Mir, Irfan F.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 1197 - 1202
  • [46] A deep-learning real-time visual SLAM system based on multi-task feature extraction network and self-supervised feature points
    Li, Guangqiang
    Yu, Lei
    Fei, Shumin
    MEASUREMENT, 2021, 168
  • [47] A Resource Efficient Integer-Arithmetic-Only FPGA-Based CNN Accelerator for Real-Time Facial Emotion Recognition
    Kim, Jaemyung
    Kang, Jin-Ku
    Kim, Yongwoo
    IEEE ACCESS, 2021, 9 : 104367 - 104381
  • [48] A Real-Time Naive Bayes Classifier Accelerator on FPGA
    Xue, Zhen
    Wei, Jizeng
    Guo, Wei
    IEEE ACCESS, 2020, 8 (08): : 40755 - 40766
  • [49] An efficient FPGA-based co-processor for feature point detection and tracking
    Sturmanis, Toms
    Novickis, Rihards
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 24 - 29
  • [50] FPGA Based Real-Time Lane Detection and Tracking Implementation
    El hajjouji, I.
    El mourabit, A.
    Asrih, Z.
    Mars, S.
    Bernoussi, B.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT), 2016, : 186 - 190