FPGA-Based Feature Extraction and Tracking Accelerator for Real-Time Visual SLAM

被引:1
|
作者
Zhang, Jie [1 ]
Xiong, Shuai [2 ,3 ]
Liu, Cheng [4 ]
Geng, Yongchao [2 ,3 ]
Xiong, Wei [4 ]
Cheng, Song [2 ,3 ]
Hu, Fang [2 ,3 ]
机构
[1] Chinese Acad Sci, Natl Astron Observ, Beijing 100101, Peoples R China
[2] China Elect Technol Grp Corp, Res Inst 20, Xian 710068, Peoples R China
[3] CETC Galaxy BEIDOU Technol Xian Co Ltd, Xian 710061, Peoples R China
[4] Beijing Eyestar Technol Co Ltd, Beijing 102200, Peoples R China
基金
中国国家自然科学基金;
关键词
VIO; V-SLAM; FPGA; histogram equalization; FAST; pyramid processing; SIMULTANEOUS LOCALIZATION;
D O I
10.3390/s23198035
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Due to its advantages of low latency, low power consumption, and high flexibility, FPGA-based acceleration technology has been more and more widely studied and applied in the field of computer vision in recent years. An FPGA-based feature extraction and tracking accelerator for real-time visual odometry (VO) and visual simultaneous localization and mapping (V-SLAM) is proposed, which can realize the complete acceleration processing capability of the image front-end. For the first time, we implement a hardware solution that combines features from accelerated segment test (FAST) feature points with Gunnar Farneback (GF) dense optical flow to achieve better feature tracking performance and provide more flexible technical route selection. In order to solve the scale invariance and rotation invariance lacking problems of FAST features, an efficient pyramid module with a five-layer thumbnail structure was designed and implemented. The accelerator was implemented on a modern Xilinx Zynq FPGA. The evaluation results showed that the accelerator could achieve stable tracking of features of violently shaking images and were consistent with the results from MATLAB code running on PCs. Compared to PC CPUs, which require seconds of processing time, the processing latency was greatly reduced to the order of milliseconds, making GF dense optical flow an efficient and practical technical solution on the edge side.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] A Real-Time FPGA-Based Accelerator for ECG Analysis and Diagnosis Using Association-Rule Mining
    Gu, Xiaoqi
    Zhu, Yongxin
    Zhou, Shengyan
    Wang, Chaojun
    Qiu, Meikang
    Wang, Guoxing
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (02)
  • [22] An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering
    Wang, Dong
    Xu, Jia
    Xu, Ke
    IEEE ACCESS, 2020, 8 : 121987 - 121998
  • [23] FPGA-based real-time imaging system for spaceborne SAR
    Guo, Meng
    Jian, Fangjun
    Zhang, Qin
    Xu, Bin
    Wang, Zhensong
    Han, Chengde
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (03): : 497 - 502
  • [24] Heterogeneous FPGA-based System for Real-Time Drowsiness Detection
    Migali, Andrea
    Spagnolo, Fanny
    Corsonello, Pasquale
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 77 - 80
  • [25] FPGA-Based Real-Time Electromagnetic Transient Simulation of Substation
    Zhang, Bingda
    Chen, Xiong
    PROCEEDINGS OF THE 2015 INTERNATIONAL POWER, ELECTRONICS AND MATERIALS ENGINEERING CONFERENCE, 2015, 17 : 259 - 265
  • [26] A Real-Time FPGA-based Solution for Binary Image Thinning
    Davalle, Daniele
    Carnevale, Berardino
    Saponara, Sergio
    Fanucci, Luca
    Terreni, Pierangelo
    APPLICATIONS IN ELECTRONICS PERVADING INDUSTRY, ENVIRONMENT AND SOCIETY, APPLEPIES 2014, 2016, 351 : 169 - 174
  • [27] A New FPGA-Based Task Scheduler for Real-Time Systems
    Kohutka, Lukas
    Mach, Jan
    ELECTRONICS, 2023, 12 (08)
  • [28] An FPGA-Based System for Real-Time Electrocardiographic Detection of STEMI
    El Mimouni, El Hassan
    Karim, Mohammed
    El Kouache, Mustapha
    Amarouch, Mohamed-Yassine
    2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), 2016, : 830 - 835
  • [29] eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform
    Liu, Runze
    Yang, Jianlei
    Chen, Yiran
    Zhao, Weisheng
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [30] FPGA-Based Real-time Interference Alignment Verification System
    Sun, Zhixin
    Zhang, Shun
    Li, Hongyan
    Cui, Tingting
    Qiu, Hao
    2018 IEEE/CIC INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN CHINA (ICCC), 2018, : 656 - 660