5 GHz Phase-Locked Loop With a Phase-Adjusting Function

被引：6

作者：

Kuo, Yue-Fang ^{[1
]}

Kuo, Ying-Yan ^{[2
]}

Lin, Jia-Chuan ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Elect Engn, Taoyuan City 320315, Taiwan

[2] Natl Taipei Univ, Elect Engn Dept, New Taipei City 23741, Taiwan

来源：

IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS | 2023年 / 33卷 / 05期

关键词：

Phase locked loops; Voltage-controlled oscillators; Voltage control; Delays; Voltage; Phase frequency detectors; Semiconductor device measurement; CMOS process; frequency synthesizer; phase-locked loop (PLL); ARRAY; PLL;

D O I：

10.1109/LMWT.2023.3234657

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a 5 GHz phase-locked loop (PLL) with a phase-adjusting function is presented. The voltage-controlled delay line (VCDL) is proposed to adjust the feedback signal phase by an externally controlled voltage. The output phase difference of multi-PLLs can be shifted from 0(?) to 98.6(?), when the propagation delay of VCDL is 0.41 and 4.75 ns, respectively. The proposed PLL was fabricated in TSMC 0.18-mu m CMOS process and supplied at 1.8 V with a power dissipation of 16.38 mW. The locking time is less than 2 mu s under the different controlled voltage ranges of VCDL.

引用

页码：583 / 586

页数：4

共 50 条

[41] A 5.91-8.94GHz phase-locked loop in 65 nm CMOS for 5G applications
Zhou, Pizeng
Li, Chao
Kang, Zehui
Zheng, Shiyuan
Wu, Liang
Xue, Quan
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (04) : 975 - 980
[42] Development of Frequency-Fixed All-Pass Filter-Based Single-Phase Phase-Locked Loop
Gautam, Samir
Xiao, Weidong
Lu, Dylan Dah-Chuan
Ahmed, Hafiz
Guerrero, Josep M.
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (01) : 506 - 517
[43] A radiation-hard phase-locked loop
Pan, D
Li, HW
Wilamowski, BM
2003 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1 AND 2, 2003, : 901 - 906
[44] Design and Analysis of Enhanced Phase-Locked Loop: Methods of Lyapunov and Natural Gradient
Abrar, Shafayat
Siddiqui, Muhammad Mubeen
Zerguine, Azzedine
IEEE ACCESS, 2025, 13 : 2409 - 2423
[45] Fully integrated fractional-N phase-locked loop for GNSS standards
Kashani, Zahra Ghattan
Avanji, Seyed Amin Izadi
IET MICROWAVES ANTENNAS & PROPAGATION, 2019, 13 (13) : 2391 - 2395
[46] A Quasi-Type-1 Phase-Locked Loop Structure
Golestan, Saeed
Freijedo, Francisco D.
Vidal, Ana
Guerrero, Josep M.
Doval-Gandoy, Jesus
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) : 6264 - 6270
[47] Phase-Locked Loop Simulations Using the Latency Insertion Method
Schutt-Aine, Jose E.
Goh, Patrick K.
2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
[48] A Fast Locking Phase-Locked Loop with Low Reference Spur
Abedi, Mostafa
Hasani, Javad Yavand
26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 92 - 97
[49] Fast Settling Phase-Locked Loops: A Comprehensive Survey of Applications and Techniques
Ali, Zeeshan
Paliwal, Pallavi
Ahmad, Meraj
Heidari, Hadi
Gupta, Shalabh
IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2024, 24 (02) : 62 - 79
[50] A phase-locked loop with a jitter of 50 fs for astronomy applications
Braun, Tobias T.
van Delden, Marcel
Bredendiek, Christian
Schoepfel, Jan
Hauptmeier, Stephan
Shillue, William
Musch, Thomas
Pohl, Nils
INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2023, 15 (06) : 1012 - 1020

← 1 2 3 4 5 →