5 GHz Phase-Locked Loop With a Phase-Adjusting Function

被引：6

作者：

Kuo, Yue-Fang ^{[1
]}

Kuo, Ying-Yan ^{[2
]}

Lin, Jia-Chuan ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Elect Engn, Taoyuan City 320315, Taiwan

[2] Natl Taipei Univ, Elect Engn Dept, New Taipei City 23741, Taiwan

来源：

IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS | 2023年 / 33卷 / 05期

关键词：

Phase locked loops; Voltage-controlled oscillators; Voltage control; Delays; Voltage; Phase frequency detectors; Semiconductor device measurement; CMOS process; frequency synthesizer; phase-locked loop (PLL); ARRAY; PLL;

D O I：

10.1109/LMWT.2023.3234657

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a 5 GHz phase-locked loop (PLL) with a phase-adjusting function is presented. The voltage-controlled delay line (VCDL) is proposed to adjust the feedback signal phase by an externally controlled voltage. The output phase difference of multi-PLLs can be shifted from 0(?) to 98.6(?), when the propagation delay of VCDL is 0.41 and 4.75 ns, respectively. The proposed PLL was fabricated in TSMC 0.18-mu m CMOS process and supplied at 1.8 V with a power dissipation of 16.38 mW. The locking time is less than 2 mu s under the different controlled voltage ranges of VCDL.

引用

页码：583 / 586

页数：4

共 50 条

[31] A 2-GHz 1.6-mW phase-locked loop
Razavi, B
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 26 - 27
[32] A 5GHz 90-nm CMOS All Digital Phase-Locked Loop
Lu, Ping
Sjoland, Henrik
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 65 - 68
[33] ALTERNATIVE EXPRESSION FOR PROBABILITY DENSITY FUNCTION OF PHASE ERROR IN A PHASE-LOCKED LOOP
MENGALI, U
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1971, 59 (09): : 1373 - &
[34] APPROXIMATION OF PROBABILITY DENSITY-FUNCTION FOR A PHASE-LOCKED LOOP
STROM, T
ERICSSON TECHNICS, 1972, 28 (01): : 3 - &
[35] The effect of the forcing function on disruption of a phase-locked loop (PLL)
Booker, SM
Smith, PD
Brennan, P
Bullock, R
INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2000, 10 (09): : 2099 - 2117
[36] DIGITAL PHASE-LOCKED LOOP.
Furtney Jr., R.W.
1884, (17):
[37] PHASE-LOCKED LOOP WITH SAW CONVOLVER
TARASOV, VM
BRIGIN, SI
IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1984, 27 (10): : 89 - 90
[38] A Novel Phase-locked Loop for HVDC
Gong Y.
Wang J.
Wang Z.
Fu C.
Dianwang Jishu/Power System Technology, 2019, 43 (11): : 4097 - 4104
[39] ALL ABOUT PHASE-LOCKED LOOP
BAASCH, TL
ELECTRONIC PRODUCTS MAGAZINE, 1970, 13 (05): : 40 - &
[40] NOISE FILTERING BY A PHASE-LOCKED LOOP
BLATOV, VV
RADIOTEKHNIKA I ELEKTRONIKA, 1982, 27 (04): : 737 - 741

← 1 2 3 4 5 →