5 GHz Phase-Locked Loop With a Phase-Adjusting Function

被引：6

作者：

Kuo, Yue-Fang ^{[1
]}

Kuo, Ying-Yan ^{[2
]}

Lin, Jia-Chuan ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Elect Engn, Taoyuan City 320315, Taiwan

[2] Natl Taipei Univ, Elect Engn Dept, New Taipei City 23741, Taiwan

来源：

IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS | 2023年 / 33卷 / 05期

关键词：

Phase locked loops; Voltage-controlled oscillators; Voltage control; Delays; Voltage; Phase frequency detectors; Semiconductor device measurement; CMOS process; frequency synthesizer; phase-locked loop (PLL); ARRAY; PLL;

D O I：

10.1109/LMWT.2023.3234657

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a 5 GHz phase-locked loop (PLL) with a phase-adjusting function is presented. The voltage-controlled delay line (VCDL) is proposed to adjust the feedback signal phase by an externally controlled voltage. The output phase difference of multi-PLLs can be shifted from 0(?) to 98.6(?), when the propagation delay of VCDL is 0.41 and 4.75 ns, respectively. The proposed PLL was fabricated in TSMC 0.18-mu m CMOS process and supplied at 1.8 V with a power dissipation of 16.38 mW. The locking time is less than 2 mu s under the different controlled voltage ranges of VCDL.

引用

页码：583 / 586

页数：4

共 50 条

[31] Fully integrated 1.5-v 5.5-GHz CMOS phase-locked loop
Hung, CM
O, KK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (04) : 521 - 525
[32] Phase-Locked Loop with Inverse Tangent based Phase Detection
Stojic, Djordje
ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2021, 21 (01) : 37 - 44
[33] Improved MIMO Modeling and Enhanced Transient Performance of Phase-Locked Loop During Grid Fault
Kkuni, Kanakesh Vatta
Yang, Guangya
Hong, Qiteng
Booth, Campbell
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2022, 69 (04) : 3711 - 3721
[34] A 283-GHz Fully Integrated Phase-Locked Loop Based on 65-nm CMOS
Yoo, Junghwan
Kim, Doyoon
Kim, Jungsoo
Song, Kiryong
Rieh, Jae-Sung
IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY, 2018, 8 (06) : 784 - 792
[35] Discrete Phase-Locked Loop Systems and Spreadsheets
Abramovich, Sergei
Kudryashova, Elena
Leonov, Gennady A.
Sugden, Stephen J.
SPREADSHEETS IN EDUCATION, 2005, 2 (01):
[36] A 0.5-V 0.42.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip
Cheng, Kuo-Hsing
Tsai, Yu-Chang
Lo, Yu-Lung
Huang, Jing-Shiuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) : 849 - 859
[37] A 25.6-27.5GHz Phase-Locked Loop for SerDes Transceiver Clocking in 5nm FinFET
Lu, Ping
2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
[38] A 75-GHz phase-locked loop in 90-nm CMOS technology
Lee, Jri
Liu, Mingchung
Wang, Huaide
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
[39] Optimization of bandwidth for phase-locked loop in OTU
Yuan J.-G.
Li H.
He Q.-P.
Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2011, 19 (08): : 1937 - 1943
[40] A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency
Tsai, Kun-Hung
Liu, Shen-Iuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 80 - 88

← 1 2 3 4 5 →