5 GHz Phase-Locked Loop With a Phase-Adjusting Function

被引：6

作者：

Kuo, Yue-Fang ^{[1
]}

Kuo, Ying-Yan ^{[2
]}

Lin, Jia-Chuan ^{[2
]}

机构：

[1] Yuan Ze Univ, Dept Elect Engn, Taoyuan City 320315, Taiwan

[2] Natl Taipei Univ, Elect Engn Dept, New Taipei City 23741, Taiwan

来源：

IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS | 2023年 / 33卷 / 05期

关键词：

Phase locked loops; Voltage-controlled oscillators; Voltage control; Delays; Voltage; Phase frequency detectors; Semiconductor device measurement; CMOS process; frequency synthesizer; phase-locked loop (PLL); ARRAY; PLL;

D O I：

10.1109/LMWT.2023.3234657

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a 5 GHz phase-locked loop (PLL) with a phase-adjusting function is presented. The voltage-controlled delay line (VCDL) is proposed to adjust the feedback signal phase by an externally controlled voltage. The output phase difference of multi-PLLs can be shifted from 0(?) to 98.6(?), when the propagation delay of VCDL is 0.41 and 4.75 ns, respectively. The proposed PLL was fabricated in TSMC 0.18-mu m CMOS process and supplied at 1.8 V with a power dissipation of 16.38 mW. The locking time is less than 2 mu s under the different controlled voltage ranges of VCDL.

引用

页码：583 / 586

页数：4

共 50 条

[21] A COMPRESSIVE PHASE-LOCKED LOOP
Schnelle, Stephen R.
Slavinsky, J. P.
Boufounos, Petros T.
Davenport, Mark A.
Baraniuk, Richard G.
2012 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2012, : 2885 - 2888
[22] OPTIMUM PHASE-LOCKED LOOP
AHMED, NU
WONG, SH
INTERNATIONAL JOURNAL OF ELECTRONICS, 1974, 36 (02) : 253 - 259
[23] Phase-Locked Loop.
Donnevert, J.
Fernmelde-Ingenieur, 1979, 33 (07):
[24] A Novel Three-Phase Software Phase-Locked Loop Based on Frequency-Locked Loop and Initial Phase Angle Detection Phase-Locked Loop
Wang, Liang
Jiang, Qirong
Hong, Lucheng
38TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2012), 2012, : 150 - 155
[25] A 9.2-GHz Digital Phase-Locked Loop with Peaking-Free Transfer Function
Ryu, Sigang
Yeo, Hwanseok
Lee, Yoontaek
Son, Seuk
Kim, Jaeha
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[26] A digitally calibrated 64.3-66.2GHz phase-locked loop
Tsai, Kun-Hung
Wu, Jia-Hao
Liu, Shen-Iuan
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 275 - +
[27] A 2-GHz 1.6-mW phase-locked loop
Razavi, B
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) : 730 - 735
[28] A 2.9 GHz CMOS Phase-Locked Loop with Improved Ring Oscillator
Zhang, Yating
Xing, Zhao
Peng, Yu
Zhang, Tian
Liu, Huihua
Wu, Yunqiu
Zhao, Chenxi
Kang, Kai
2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,
[29] A fully integrated 1.2-GHz CMOS phase-locked loop
Zhao, K
Man, JH
Ye, Q
Ye, TC
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 544 - 547
[30] Reconfigurable 2.5 GHz phase-locked loop for system on chip applications
Iniewski, K
Syrzycki, M
Magierowski, S
4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 314 - 317

← 1 2 3 4 5 →