Transpiling Nand2Tetris to VHDL for Teaching Digital Logic

被引:0
|
作者
Mogensen, Noah [1 ]
DeFreez, Daniel [1 ]
机构
[1] Southern Oregon Univ, Ashland, OR 97520 USA
来源
PROCEEDINGS OF THE 2023 CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2023, VOL. 2 | 2023年
关键词
Computer Science Education; Nand2Tetris; VHDL;
D O I
10.1145/3587103.3594161
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Nand2Tetris is a popular introduction to digital logic and computer organization that uses a simplified hardware description language (HDL) to program a hardware simulator. The stripped-down HDL allows students to focus on concepts over ceremony, but does not support running designs on real, physical devices such as FPGAs. In contrast, designs written in an industrial-strength language such as VHDL or Verilog can be run on FPGAs, but are burdened with a significant learning curve. WHiDL is a source-to-source compiler that translates Nand2Tetris HDL to VHDL. The conversion to VHDL allows HDL programs to be run on an FPGA while retaining the simplicity of the original HDL.
引用
收藏
页码:575 / 576
页数:2
相关论文
共 50 条
  • [1] Digital fuzzy logic controller using VHDL
    Rani, SPJV
    Kanagasabapathy, P
    Kumar, AS
    INDICON 2005 PROCEEDINGS, 2005, : 463 - 466
  • [2] Fault injection in digital logic circuits at the VHDL level
    Seward, SR
    Lala, PK
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 161 - 161
  • [3] Evolutionary Synthesis of Nand Logic: Dissecting a Digital Organism
    Ewert, Winston
    Dembski, William A.
    Marks, Robert J., II
    2009 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC 2009), VOLS 1-9, 2009, : 3047 - +
  • [4] Teaching Freshmen VHDL-Based Digital Design
    Madanayake, Arjuna
    Wijenayake, Chamith
    Joshi, Rimesh M.
    Grover, Jim
    Carletta, Joan
    Adams, Jay
    Hartley, Tom
    Ogunfunmi, Tokunbo
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2701 - 2704
  • [5] VHDL-A Tool in Teaching Digital Systems at the Undergraduate Level
    Vakilzadian, H.
    Nagisetty, S.
    Simulation Councils Proceedings Series, 1994, 27 (02):
  • [6] PERFORMANCE ANALYSIS OF DIFFERENT DIGITAL LOGIC FAMILIES FOR THE SYNTHESIS OF NAND GATES
    Asghar, Momna
    Ashraf, Sidra
    Majeed, Shabbir
    ELECTRONICS WORLD, 2015, 121 (1953): : 32 - 37
  • [7] Our experiences in teaching of digital logic
    Noga, Krystyna Maria
    Radwanski, Marcin
    INNOVATIONS IN E-LEARNING, INSTRUCTION TECHNOLOGY, ASSESSMENT, AND ENGINEERING EDUCATION, 2007, : 237 - 242
  • [8] AN APPROACH TO DETAILED MODELING OF DIGITAL CMOS GATES FOR LOGIC SIMULATION USING VHDL
    LEHMANN, G
    NAGEL, P
    MULLERGLASER, KD
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (02): : 81 - 90
  • [9] Exploration and Practice in Teaching of Digital Logic Course
    Zhong Bocheng
    Yang, Zizhuo
    Wang, Yihan
    Huang, Runcai
    2014 PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION (ICCSE 2014), 2014, : 799 - 802
  • [10] ELECTRONIC BLACKBOARD FOR USE IN TEACHING DIGITAL LOGIC
    LONGACRE, A
    IEEE TRANSACTIONS ON EDUCATION, 1975, 18 (04) : 206 - 207