A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations

被引:14
|
作者
Della Sala, Riccardo [1 ]
Centurelli, Francesco [1 ]
Monsurro, Pietro [1 ]
Scotti, Giuseppe [1 ]
Trifiletti, Alessandro [1 ]
机构
[1] Univ Roma La Sapienza, Dipartimento Ingn Informaz Elettron & Telecomunica, I-00184 Rome, Italy
关键词
Logic gates; Low voltage; Manganese; Computer architecture; Transistors; Capacitance; Transconductance; Feedback; Amplifiers; Bulk-driven OTA; ultra-low voltage; three-stage amplifier; body-biased; local common mode feedback (LCMFB);
D O I
10.1109/ACCESS.2023.3248303
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel 0.3V rail-to-rail body-driven three-stage operational transconductance amplifier (OTA). The proposed OTA architecture allows achieving high DC gain in spite of the bulk driven input. This is due to the doubled body transconductance at the first and third stages, and to a high gain, gate-driven second stage. The bias current in each branch of the OTA is accurately set through gate driven or bulk-driven current mirrors, thus guaranteeing an outstanding stability of main OTA performance parameters to PVT variations. In the first stage, the input signals drive the bulk terminals of both NMOS and PMOS transistors in a complementary fashion, allowing a rail-to-rail input common mode range (ICMR). The second stage is a gate-driven, complementary pseudo-differential stage with an high DC gain and a local CMFB. The third stage implements the differential-to-single-ended conversion through a body-driven complementary pseudo-differential pair and a gate-driven current mirror. Thanks to the adoption of two fully differential stages with common mode feedback (CMFB) loop, the common-mode rejection ratio (CMRR) in typical conditions is greatly improved with respect to other ultra-low-voltage (ULV) bulk-driven OTAs. The OTA has been fabricated in a commercial 130nm CMOS process from STMicroelectronics. Its area is about 0.002 mm(2), and power consumption is less than 35nW at the supply-voltage of 0.3V. With a load capacitance of 35pF, the OTA exhibits a DC gain and a unity-gain frequency of about 85dB and 10kHz, respectively.
引用
收藏
页码:19635 / 19644
页数:10
相关论文
共 9 条
  • [1] A 0.3 V OTA with Enhanced CMRR and High Robustness to PVT Variations
    Della Sala, Riccardo
    Centurelli, Francesco
    Scotti, Giuseppe
    Trifiletti, Alessandro
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2024, 14 (02)
  • [2] Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3V
    Aiello, Orazio
    Crovetti, Paolo
    Alioto, Massimo
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [3] A 0.3 V Rail-to-Rail Ultra-Low-Power OTA with Improved Bandwidth and Slew Rate
    Centurelli, Francesco
    Della Sala, Riccardo
    Monsurro, Pietro
    Scotti, Giuseppe
    Trifiletti, Alessandro
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (02)
  • [4] A 0.3-V High Linear Rail-to-Rail Bulk-Driven OTA in 0.13 μm CMOS
    Kulej, Tomasz
    Khateb, Fabian
    Arbet, Daniel
    Stopjakova, Viera
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (04) : 2046 - 2050
  • [5] A 0.3-V 98-dB Rail-to-Rail OTA in 0.18 um CMOS
    Kulej, Tomasz
    Khateb, Fabian
    IEEE ACCESS, 2020, 8 (08): : 27459 - 27467
  • [6] An Improved 2 Stage Opamp with Rail-to-Rail Gain-Boosted Folded Cascode Input Stage and Monticelli Rail-to-Rail Class AB Output Stage
    Kouhalvandi, Lida
    Aygun, Sercan
    Gunes, Ece Olcay
    Kirci, Murvet
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 542 - 545
  • [7] A body-driven rail-to-rail 0.3 V operational transconductance amplifier exploiting current gain stages
    Della Sala, Riccardo
    Centurelli, Francesco
    Monsurro, Pietro
    Scotti, Giuseppe
    Trifiletti, Alessandro
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (05) : 1971 - 1987
  • [8] 1-V rail-to-rail CMOS OpAmp with improved bulk-driven input stage
    Carrillo, Juan M.
    Torelli, Guido
    Perez-Aloe, Raquel
    Duque-Carrillo, J. Francisco
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) : 508 - 517
  • [9] High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain
    Della Sala, Riccardo
    Centurelli, Francesco
    Monsurro, Pietro
    Scotti, Giuseppe
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 341 - 344