共 50 条
- [41] A Layer-wise Training and Pruning Method for Memory Efficient On-chip Learning Hardware 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 97 - 98
- [45] Multiprocessor System-on-Chip data reuse analysis for exploring customized memory hierarchies 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 49 - +
- [46] Pin or Fuse? Exploiting Scratchpad Memory to Reduce Off-Chip Data Transfer in DNN Accelerators PROCEEDINGS OF THE 21ST ACM/IEEE INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, CGO 2023, 2023, : 224 - 235
- [48] An On-chip Layer-wise Training Method for RRAM based Computing-in-memory Chips PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 248 - 251