MRAM-based In-Memory Computing for Efficient Acceleration of Generative Adversarial Networks

被引:0
|
作者
Kaushik, Partha [1 ]
Gupta, Avi [2 ]
Nehete, Hemkant [3 ]
Kaushik, Brajesh Kumar [3 ]
机构
[1] Indian Inst Technol Roorkee, Dept Comp Sci & Engn, Roorkee, Uttarakhand, India
[2] Indian Inst Technol Roorkee, Dept Math, Roorkee, Uttarakhand, India
[3] Indian Inst Technol Roorkee, Dept Elect & Commun Engn, Roorkee, Uttarakhand, India
来源
2023 IEEE 23RD INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO | 2023年
关键词
Processing-in-memory; GAN accelerator; SOT crossbar;
D O I
10.1109/NANO58406.2023.10231159
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Generative Adversarial Networks (GANs) have displayed favorable outcomes in generating high-quality samples for various applications. Nevertheless, the computational complexity associated with GANs poses a significant challenge to their practical implementation. To resolve this issue, this work proposes an implementation for GAN acceleration employing Processing-in-Memory (PIM) architecture. Magnetic Random Access Memory (MRAM) is a non-volatile memory technology that enhances the potential of PIM architecture due to its low-power consumption, high-density, and fast access times. The proposed work introduces an MRAM-based PIM architecture to accelerate matrix multiplication operations in GANs. The study aims to assess and compare the effectiveness of the MRAMs for Processing-in-Memory (PIM) based architecture for implementing GAN models by analyzing their performance. The computationally intensive GAN models such as WGAN demonstrate a competitive edge in generating images with high correlation to ground truth images compared to simpler architectures such as VanillaGAN. PIM architecture with Spin-Orbit Torque (SOT) MRAM has demonstrated substantial improvements in the order of 10x, 200x, 1.4x as compared to previously proposed architectures using Resistive Random Access Memory (RRAM) crossbars in terms of energy, power, and latency, respectively, in implementing WGANs inference operations.
引用
收藏
页码:798 / 802
页数:5
相关论文
共 50 条
  • [1] MRAM-based Analog Sigmoid Function for In-memory Computing
    Amin, Md Hasibul
    Elbtity, Mohammed
    Mohammadi, Mohammadreza
    Zand, Ramtin
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 319 - 323
  • [2] MRIMA: An MRAM-Based In-Memory Accelerator
    Angizi, Shaahin
    He, Zhezhi
    Awad, Amro
    Fan, Deliang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (05) : 1123 - 1136
  • [3] An MRAM-based Deep In-Memory Architecture for Deep Neural Networks
    Patil, Ameya D.
    Hua, Haocheng
    Gonugondla, Sujan
    Kang, Mingu
    Shanbhag, Naresh R.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [4] On-Device Continual Learning With STT-Assisted-SOT MRAM-Based In-Memory Computing
    Zhang, Fan
    Sridharan, Amitesh
    Hwang, William
    Xue, Fen
    Tsai, Wilman
    Wang, Shan Xiang
    Fan, Deliang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (08) : 2393 - 2404
  • [5] Ternary Output Binary Neural Network With Zero-Skipping for MRAM-Based Digital In-Memory Computing
    Na, Taehui
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (07) : 2655 - 2659
  • [6] High-performance Sum Operation with Charge Saving and Sharing Circuit for MRAM-based In-memory Computing
    Yu, Jangseok
    Lee, Geonwoo
    Na, Taehui
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (02) : 111 - 121
  • [7] A New MRAM-based Process In-Memory Accelerator for Efficient Neural Network Training with Floating Point Precision
    Wang, Hongjie
    Zhao, Yang
    Li, Chaojian
    Wang, Yue
    Lin, Yingyan
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [8] Efficient Time-Domain In-Memory Computing Based on TST-MRAM
    Wang, Jinkai
    Zhang, Yue
    Lian, Chenyu
    Bai, Yining
    Huang, Zhe
    Wang, Guanda
    Zhang, Kun
    Zhang, Youguang
    Zhao, Weisheng
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [9] Compute SNR-boosted 22 nm MRAM-based In-memory Computing Macro using Statistical Error Compensation
    Roy, Saion K.
    Ou, Han-Mo
    Ahmed, Mostafa G.
    Deaville, Peter
    Zhang, Bonan
    Verma, Naveen
    Hanumolu, Pavan K.
    Shanbhag, Naresh R.
    IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 25 - 28
  • [10] Interplay Bitwise Operation in Emerging MRAM for Efficient In-memory Computing
    Cai, Hao
    Jiang, Honglan
    Zhou, Yongliang
    Han, Menglin
    Liu, Bo
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2020, 2 (03) : 282 - 296