A Low-Phase-Noise Quad-Core Millimeter-Wave Fundamental VCO Using Circular Triple-Coupled Transformer in 65-nm CMOS

被引:20
作者
Jia, Haikun [1 ]
Guan, Pingda [1 ]
Deng, Wei [1 ]
Wang, Zhihua [1 ]
Chi, Baoyong [1 ]
机构
[1] Tsinghua Univ, BNRist, Sch Integrated Circuits, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
CMOS; millimeter wave (mm-wave); multi-core; phase noise (PN); voltage-controlled oscillator (VCO); OSCILLATOR; RESONANCE;
D O I
10.1109/JSSC.2022.3196181
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The minimal achievable phase noise (PN) of millimeter-wave (mm-wave) voltage-controlled oscillators (VCOs) is bounded by the smallest realizable inductor with a reasonable high quality factor (Q). A multi-core VCO reduces the total equivalent inductance of the tank by synchronizing multiple VCO cores, therefore improving the PN performance. This article presents a 60-6Hz fundamental VCO based on a mode-rejection circular triple-coupled-transformer tank, which improves the PN performance of the VCO from three aspects. 1) the circular topology improves Q of small inductors in the mm-wave frequency range by alleviating the inner edge deconstructive coupling; 2) compared with the circular inductor topology, the triple-coupled transformer provides the flexibility to suppress the unwanted oscillation mode at the center taps of the gate coils, which enables the NMOS-only VCO configuration to avoid PN degradation due to limited PMOS performance in the mm-wave frequency range; and 3) the triple-coupled transformer boosts the gate-to-source voltage swing of G. transistors. The quad-core VCO prototype is designed and fabricated in a 65-nm CMOS process. It achieves a measured PN of -104.7 dBc/Hz at 1-MHz offset and a corresponding figure of merit (FoM) of 186.5 dBc/Hz at 59.1-GHz carrier frequency.
引用
收藏
页码:371 / 385
页数:15
相关论文
共 32 条
[11]   Concepts and methods in optimization of integrated LC VCOs [J].
Ham, D ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) :896-909
[12]   A filtering technique to lower LC oscillator phase noise [J].
Hegazi, E ;
Sjöland, H ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :1921-1930
[13]   A 50-66-GHz Phase-Domain Digital Frequency Synthesizer With Low Phase Noise and Low Fractional Spurs [J].
Hussein, Ahmed I. ;
Vasadi, Sriharsha ;
Paramesh, Jeyanandh .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) :3329-3347
[14]   Insights Into Phase-Noise Scaling in Switch-Coupled Multi-Core LC VCOs for E-Band Adaptive Modulation Links [J].
Iotti, Lorenzo ;
Mazzanti, Andrea ;
Svelto, Francesco .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (07) :1703-1718
[15]   A 60GHz 186.5dBc/Hz FoM Quad-Core Fundamental VCO Using Circular Triple-Coupled Transformer with No Mode Ambiguity in 65nm CMOS [J].
Jia, Haikun ;
Deng, Wei ;
Guan, Pingda ;
Wang, Zhihua ;
Chi, Baoyong .
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 :298-+
[16]   A SIMPLE MODEL OF FEEDBACK OSCILLATOR NOISE SPECTRUM [J].
LEESON, DB .
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1966, 54 (02) :329-&
[17]   A 0.2-V Three-Winding Transformer-Based DCO in 16-nm FinFET CMOS [J].
Li, Chao-Chieh ;
Yuan, Min-Shueh ;
Lin, Yu-Tso ;
Liao, Chia-Chun ;
Chang, Chih-Hsien ;
Staszewski, Robert Bogdan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) :2878-2882
[18]  
Li CC, 2017, ISSCC DIG TECH PAP I, P332, DOI 10.1109/ISSCC.2017.7870396
[19]  
Masnadi A., 2020, IEEE CUST INTEGR CIR, P1, DOI DOI 10.1109/cicc48029.2020.9075909
[20]   A 19 GHz Circular-Geometry Quad-Core Tail-Filtering Class-F VCO with-115 dBc/Hz Phase Noise at 1 MHz Offset in 65-nm CMOS [J].
Ming, Shuxin ;
Zhou, Jin .
ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, :303-306