Adaptive Digital Compensation of Analog Impairments in Frequency Interleaved ADC for Next-Generation High-Speed Communication Receivers

被引:0
作者
Passetti, Leandro [1 ]
Morero, Damian A. [2 ]
Reyes, Benjamin T. [1 ]
Hueda, Mario R. [2 ]
机构
[1] Fdn Fulgor, RA-5000 Cordoba, Argentina
[2] Univ Nacl Cordoba, Lab Comunicac Digitales, RA-5016 Cordoba, Argentina
关键词
Bandwidth; Signal processing algorithms; Calibration; Signal to noise ratio; Optical receivers; Equalizers; Optical filters; Background calibration; frequency interleaved ADCs; high-speed optical receiver; BLIND IDENTIFICATION; RESPONSE MISMATCHES; EQUALIZATION; TRANSCEIVER; DISPERSION; CONVERTER; DESIGN;
D O I
10.1109/ACCESS.2023.3330585
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an adaptive background compensation technique designed to address analog impairments in frequency-interleaved analog-to-digital converters. Frequency interleaving has been proposed as a solution to the bandwidth bottleneck of data converters in high-speed digital communication receivers, including those deployed in coherent optical transmission systems. The proposed technique combines an adaptive multiple-input multiple-output equalizer with the well-established backpropagation algorithm commonly utilized in machine learning. Unlike previous proposals, the new algorithm (i) compensates the linear impairments in the analog front-end of the receiver (e.g., mismatches of track-and-hold and trans-impedance amplifier frequency responses, time skews, quadrature imbalance in electrical carriers, etc.), and (ii) maximizes the signal-to-noise ratio at the decision point of the receiver without requiring estimation of the channel parameters. The proposed background compensation scheme is thoroughly investigated in a dual-polarization coherent optical receiver with 16-QAM operating at similar to 200 GBd (i.e., similar to 1.6 Tbps). Numerical results show the excellent performance and high robustness of the new background compensation algorithm. These features, combined with its low implementation complexity, will pave the way for the deployment of commercial transceivers with bandwidths of 100 GHz and beyond.
引用
收藏
页码:124855 / 124868
页数:14
相关论文
共 6 条
  • [1] Design and Experimental Evaluation of a Time-Interleaved ADC Calibration Algorithm for Application in High-Speed Communication Systems
    Reyes, Benjamin T.
    Sanchez, Raul M.
    Pola, Ariel L.
    Hueda, Mario R.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (05) : 1019 - 1030
  • [2] A comprehensive review of time skew background calibration and mitigation techniques in high-speed time-interleaved analog-to-digital converters
    Navidi, Seyedeh Masoumeh
    Navidi, Mir Mohammad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2025, 53 (01) : 512 - 544
  • [3] Modeling and Exploration of the Voltage-Controlled Magnetic Anisotropy Effect for the Next-Generation Low-Power and High-Speed MRAM Applications
    Kang, Wang
    Ran, Yi
    Zhang, Youguang
    Lv, Weifeng
    Zhao, Weisheng
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (03) : 387 - 395
  • [4] Low-complexity frequency domain nonlinear compensation for OFDM based high-speed visible light communication systems with light emitting diodes
    Zhang, Guowu
    Zhang, Junwei
    Hong, Xuezhi
    He, Sailing
    OPTICS EXPRESS, 2017, 25 (04): : 3780 - 3794
  • [5] A rigorous analysis of digital pre-emphasis and DAC resolution for interleaved DAC Nyquist-WDM signal generation in high-speed coherent optical transmission systems
    Weng, Yi
    Wang, Junyi
    He, Xuan
    Pan, Zhongqi
    OPTICS COMMUNICATIONS, 2018, 409 : 77 - 85
  • [6] Inclusive Modeling and Digital Compensation for Coupling Impairments of High-Speed Coupled Electrical Microstrip Traces in 100G OOK and PAM4 Data Center Connections
    London, Yanir
    Sadot, Dan
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (23) : 5474 - 5484