Ultra-Low-Power Sub-1 V 29 ppm/°C Voltage Reference and Shared-Resistive Current Reference

被引：16

作者：

Shetty, Darshan ^{[1
]}

Steffan, Christoph ^{[1
]}

Holweg, Gerald ^{[1
]}

Boesch, Wolfgang ^{[2
]}

Grosinger, Jasmin ^{[2
]}

机构：

[1] Infineon Technol Austria AG, A-8020 Graz, Austria

[2] Graz Univ Technol, Inst Microwave & Photon Engn, A-8010 Graz, Austria

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2023年 / 70卷 / 03期

关键词：

Voltage reference; curvature compensation; temperature compensation; high-precision; sub-1V; current reference; sub-threshold CMOS design; ultra-low-power; voltage-current reference; WAKE-UP RECEIVER; SUBTHRESHOLD VOLTAGE; CMOS; CIRCUITS; BANDGAP;

D O I：

10.1109/TCSI.2022.3225574

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a curvature-compensated sub-1V voltage reference (VR) and a shared-resistive nanoampere current reference (CR) in a 130nm CMOS process. The CR is used to generate a bipolar junction transistor complementary-to-absolute-temperature voltage, which is summed up with a proportional-to-absolute-temperature voltage generated using a summing network of PMOS gate-coupled pairs. The measured output voltage and current references from 10 chips (V-REF and I-REF) at room temperature are 469mV and 1.86nA, respectively. The measured average temperature coefficient of VREF and IREF are 29ppm/degrees C and 822ppm/degrees C over a temperature range from -40 degrees C to 120 degrees C. The minimum supply voltage of the voltage-current reference is 0.95V, and the total power consumption is 30nW.

引用

页码：1030 / 1042

页数：13

共 50 条

[41] A picowatt, 3.88 ppm/°C, 0.011%/V subthreshold CMOS voltage reference biased by GSCC current source
Yuxin Zhang
Jueping Cai
Xinyu Li
Yizhen Zhang
Dengchao Li
Analog Integrated Circuits and Signal Processing, 2022, 112 : 1 - 11
[42] A sub-1-V, high precision, ultra low-power, process trimmable, resistorless voltage reference with low cost 90-nm standard CMOS technology
Anass Samir
Edith Kussener
Wenceslas Rahajandraibe
Ludovic Girardeau
Yannick Bert
Hervé Barthélemy
Analog Integrated Circuits and Signal Processing, 2012, 73 : 693 - 706
[43] A sub-1-V, high precision, ultra low-power, process trimmable, resistorless voltage reference with low cost 90-nm standard CMOS technology
Samir, Anass
Kussener, Edith
Rahajandraibe, Wenceslas
Girardeau, Ludovic
Bert, Yannick
Barthelemy, Herve
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 693 - 706
[44] A 6-Transistor Ultra-Low Power CMOS Voltage Reference with 0.02%/V Line Sensitivity
Bialek, Hayden
Johnston, Matthew L.
Natarajan, Arun
2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
[45] A 0.6 V 31 nW 25 ppm/°C MOSFET-only sub-threshold voltage reference
Liang, Yuhua
Zhu, Zhangming
MICROELECTRONICS JOURNAL, 2017, 66 : 25 - 30
[46] A Curvature Compensated CMOS Bandgap Voltage Reference With 6.8 ppm/°C Temperature Coefficient and Low Quiescent Current
Pakravan, Elaheh
Mojarad, Mortaza
Mashoufi, Behboud
2023 5TH IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2023, : 26 - 30
[47] 67ppm/°C, 66nA PVT Invariant Curvature Compensated Current Reference for Ultra-Low Power Applications
Yadav, Battu Balaji
Mounika, Kelam
Bathi, Adithya
Abbas, Zia
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[48] A 42 ppm/°C 0.7V 47 nW Low-Complexity All-MOSFET Sub-Threshold Voltage Reference
Liang, Yuhua
Zhu, Zhangming
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (07)
[49] A 1-V, 16.9 ppm/°C, 250 nA Switched-Capacitor CMOS Voltage Reference
Hsieh, Chun-Yu
Huang, Hong-Wei
Chen, Ke-Horng
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (04) : 659 - 667
[50] 0.9 V, 5 nW, 9 ppm/°C Resistorless Sub-Bandgap Voltage Reference in 0.18μm CMOS
Mattia, Oscar E.
Klimach, Hamilton
Bampi, Sergio
2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,

← 1 2 3 4 5 →