Ultra-Low-Power Sub-1 V 29 ppm/°C Voltage Reference and Shared-Resistive Current Reference

被引：16

作者：

Shetty, Darshan ^{[1
]}

Steffan, Christoph ^{[1
]}

Holweg, Gerald ^{[1
]}

Boesch, Wolfgang ^{[2
]}

Grosinger, Jasmin ^{[2
]}

机构：

[1] Infineon Technol Austria AG, A-8020 Graz, Austria

[2] Graz Univ Technol, Inst Microwave & Photon Engn, A-8010 Graz, Austria

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2023年 / 70卷 / 03期

关键词：

Voltage reference; curvature compensation; temperature compensation; high-precision; sub-1V; current reference; sub-threshold CMOS design; ultra-low-power; voltage-current reference; WAKE-UP RECEIVER; SUBTHRESHOLD VOLTAGE; CMOS; CIRCUITS; BANDGAP;

D O I：

10.1109/TCSI.2022.3225574

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a curvature-compensated sub-1V voltage reference (VR) and a shared-resistive nanoampere current reference (CR) in a 130nm CMOS process. The CR is used to generate a bipolar junction transistor complementary-to-absolute-temperature voltage, which is summed up with a proportional-to-absolute-temperature voltage generated using a summing network of PMOS gate-coupled pairs. The measured output voltage and current references from 10 chips (V-REF and I-REF) at room temperature are 469mV and 1.86nA, respectively. The measured average temperature coefficient of VREF and IREF are 29ppm/degrees C and 822ppm/degrees C over a temperature range from -40 degrees C to 120 degrees C. The minimum supply voltage of the voltage-current reference is 0.95V, and the total power consumption is 30nW.

引用

页码：1030 / 1042

页数：13

共 50 条

[31] A 0.000747 %/V, 64.59 dB PSRR CMOS-only voltage reference for ultra-low power WSN applications
Dong, Siwan
Li, Jiaqi
Bu, Sen
Liu, Changxiang
Tong, Xingyuan
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 157
[32] A Sub-1 ppm/°C dual-reference small-area bandgap reference comprising an enhanceable piecewise curvature compensation circuit
Rashidian, Hamidreza
Shiri, Nabiollah
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 175
[33] Self-Cascode MOSFET with a Self-Biased Body Effect for Ultra-Low-Power Voltage Reference Generator
Zhang, Hao
Huang, Mengshu
Zhang, Yimeng
Yoshihara, Tsutomu
IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (06) : 859 - 866
[34] A 1.2-V 1.76-ppm/°C Low Voltage CMOS Band-gap Reference
Ma, Bill
Yu, Fengqi
SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS, PTS 1-4, 2013, 303-306 : 1798 - 1802
[35] A low-power sub-1-V low-voltage reference using body effect
Pan, Jun
Inoue, Yasuaki
Liang, Zheng
Huang, Zhangcai
Huang, Weilun
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (04) : 748 - 755
[36] A 1 V supply 10.3 ppm/°C 59 nW subthreshold CMOS voltage reference
Cheng, Tiedong
Gong, Xinlv
MICROELECTRONICS JOURNAL, 2024, 152
[37] A Sub-1V, Current-mode Bandgap Voltage Reference in Standard 65 nm CMOS Process
Jain, Shubham
Kanchetla, Vijaya Kumar
Zele, Rajesh
PROCEEDINGS OF THE 2022 15TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2022), 2022,
[38] A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point
Jiang, Jize
Shu, Wei
Chang, Joseph S.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (03) : 623 - 633
[39] A Sub-1 V, 120 nW, PVT-Variation Tolerant, Tunable, and Scalable Voltage Reference With 60-dB PSNA
Chatterjee, Baibhab
Modak, Nirmoy
Amaravati, Anvesha
Mistry, Deep
Das, Devarshi Mrinal
Baghini, Maryam Shojaei
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (03) : 406 - 410
[40] A picowatt, 3.88 ppm/°C, 0.011%/V subthreshold CMOS voltage reference biased by GSCC current source
Zhang, Yuxin
Cai, Jueping
Li, Xinyu
Zhang, Yizhen
Li, Dengchao
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (01) : 1 - 11

← 1 2 3 4 5 →