Ultra-Low-Power Sub-1 V 29 ppm/°C Voltage Reference and Shared-Resistive Current Reference

被引:16
作者
Shetty, Darshan [1 ]
Steffan, Christoph [1 ]
Holweg, Gerald [1 ]
Boesch, Wolfgang [2 ]
Grosinger, Jasmin [2 ]
机构
[1] Infineon Technol Austria AG, A-8020 Graz, Austria
[2] Graz Univ Technol, Inst Microwave & Photon Engn, A-8010 Graz, Austria
关键词
Voltage reference; curvature compensation; temperature compensation; high-precision; sub-1V; current reference; sub-threshold CMOS design; ultra-low-power; voltage-current reference; WAKE-UP RECEIVER; SUBTHRESHOLD VOLTAGE; CMOS; CIRCUITS; BANDGAP;
D O I
10.1109/TCSI.2022.3225574
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a curvature-compensated sub-1V voltage reference (VR) and a shared-resistive nanoampere current reference (CR) in a 130nm CMOS process. The CR is used to generate a bipolar junction transistor complementary-to-absolute-temperature voltage, which is summed up with a proportional-to-absolute-temperature voltage generated using a summing network of PMOS gate-coupled pairs. The measured output voltage and current references from 10 chips (V-REF and I-REF) at room temperature are 469mV and 1.86nA, respectively. The measured average temperature coefficient of VREF and IREF are 29ppm/degrees C and 822ppm/degrees C over a temperature range from -40 degrees C to 120 degrees C. The minimum supply voltage of the voltage-current reference is 0.95V, and the total power consumption is 30nW.
引用
收藏
页码:1030 / 1042
页数:13
相关论文
共 50 条
  • [1] Ultra-Low-Power Sub-1 V 29 ppm C Voltage Reference and Shared-Resistive Current Reference
    Shetty, Darshan
    Steffan, Christoph
    Holweg, Gerald
    Bosch, Wolfgang
    Grosinger, Jasmin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022,
  • [2] Ultra-Low-Power IoT 30 nW 474 mV 19 ppm/°C Voltage Reference and 2 nA 470 ppm/°C Current Reference
    Shetty, Darshan
    Steffan, Christoph
    Boesch, Wofgang
    Grosinger, Jasmin
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 843 - 847
  • [3] Ultra-Low-Power High PSRR Sub-1 V Voltage Reference Circuit in 22 nm FDSOI CMOS
    Dossanov, Adilet
    Ziegler, Christian
    Issakov, Vadim
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (11) : 4643 - 4647
  • [4] A Novel 100 ppm/°C current reference for ultra-low-power subthreshold applications
    Indika, Bogoda A.
    Kanemoto, Daisuke
    Taniguchi, Kenji
    IEICE ELECTRONICS EXPRESS, 2011, 8 (03): : 168 - 174
  • [5] A Sub-1 ppm/°C Reference Voltage Source with a Wide Input Range
    Xiao, Yuchi
    Wang, Chunlai
    Hou, Hongyang
    Han, Weihua
    MICROMACHINES, 2024, 15 (10)
  • [6] High-performance sub-1 V CMOS voltage reference with low supply voltage
    Thakur, Arvind
    Pandey, Rishikesh
    Rai, Shireesh Kumar
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 156
  • [7] An ultra-low-power self-biased current reference
    Camacho-Galeano, EM
    Galup-Montoro, C
    Schneider, MC
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 147 - 150
  • [8] An ultra-thin oxide sub-1 V CMOS bandgap voltage reference
    Bohannon, Eric
    Washburn, Clyde
    Mukund, P. R.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (08) : 842 - 857
  • [9] A Sub-1 ppm/°C Precision Bandgap Reference With Adjusted-Temperature-Curvature Compensation
    Chen, Hou-Ming
    Lee, Chang-Chi
    Jheng, Shih-Han
    Chen, Wei-Chih
    Lee, Bo-Yi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) : 1308 - 1317
  • [10] A 86 nA and sub-1 V CMOS voltage reference without resistors and special devices
    Zeng, Yanhan
    Zhang, Xin
    Tan, Hong-zhou
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 143 - +