Introduction to the Special Issue on Next-Generation On-Chip and Off-Chip Communication Architectures for Edge, Cloud and HPC

被引:0
|
作者
Kim, John [1 ]
Krishna, Tushar [2 ]
机构
[1] Korea Adv Inst Sci & Technol, Daejeon, South Korea
[2] Georgia Inst Technol, Atlanta, GA USA
关键词
D O I
10.1145/3631144
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页数:1
相关论文
共 41 条
  • [1] Introduction to the Special Section on On-Chip and Off-Chip Network Architectures
    Cardo, Jose Flich
    Palesi, Maurizio
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (04)
  • [2] Data Placement in HPC Architectures with Heterogeneous Off-chip Memory
    Pavlovic, Milan
    Puzovic, Nikola
    Ramirez, Alex
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 193 - 200
  • [3] Special Issue on Emerging On-Chip Networks and Architectures
    Mak, Terrence
    Palesi, Maurizio
    Daneshtalab, Masoud
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (06): : 235 - 237
  • [4] Off-chip communication architectures for high throughput network processors
    Engel, Jacob
    Kocak, Taskin
    COMPUTER COMMUNICATIONS, 2009, 32 (05) : 867 - 879
  • [5] Portable clock recovery circuits (CRCS) for on-chip and off-chip serial data communication
    Elrabaa, Muhammad E. S.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2007, 32 (2C) : 109 - 117
  • [6] Introduction to the Special Issue on Network-on-Chip Architectures
    Daneshtalab, Masoud
    Palesi, Maurizio
    Mak, Terrence
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (08) : 257 - 259
  • [7] Guest Editors' Introduction to the Special Issue on "Novel On-Chip Parallel Architectures and Software Support"
    Shen, Fangyang
    Yang, Mei
    Palesi, Maurizio
    PARALLEL COMPUTING, 2013, 39 (09) : 355 - 356
  • [8] Lynx: An Efficient and Flexible Communication Schema for On-Chip and Off-Chip Applications in Distributed Static Industrial Networks
    Guzman-Miranda, Hipolito
    Alcaide, Abraham Marquez
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2024, 20 (11) : 12542 - 12553
  • [9] Modelling and simulation of off-chip communication architectures for high-speed packet processors
    Engel, Jacob
    Lacks, Daniel
    Kocak, Taskin
    JOURNAL OF SYSTEMS AND SOFTWARE, 2006, 79 (12) : 1701 - 1714
  • [10] Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs
    Das, Reetuparna
    Eachempati, Soumya
    Mishra, Asit K.
    Narayanan, Vijaykrishnan
    Das, Chita R.
    HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 175 - 186