A New Chaos-Based PRNG Hardware Architecture Using the HUB Fixed-Point Format

被引:9
|
作者
da Silva, Samuel Souza [1 ]
Cardoso, Matheus [2 ]
Nardo, Lucas [1 ]
Nepomuceno, Erivelton [3 ]
Huebner, Michael [4 ]
Arias-Garcia, Janier [1 ]
机构
[1] Univ Fed Minas Gerais UFMG, Grad Program Elect Engn, BR-31270901 Belo Horizonte, MG, Brazil
[2] Univ Fed Minas Gerais UFMG, Dept Elect Engn, BR-31270901 Belo Horizonte, MG, Brazil
[3] Maynooth Univ, Ctr Ocean Energy Res, Dept Elect Engn, Maynooth W23 F2H6, Kildare, Ireland
[4] Brandenburg Tech Univ BTU Cottbus Senftenberg, Dept Comp Engn, Cottbus, Germany
关键词
Hardware; Standards; Degradation; Computer architecture; Arithmetic; Chaos; Behavioral sciences; Bernoulli map; chaotic systems; computer arithmetic; Half-Unit-Biased (HUB) format; pseudorandom number generator (PRNG); tent map; MAP;
D O I
10.1109/TIM.2023.3235457
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chaotic systems have been applied in many applications involving instrumentation and measurements, such as in sensors and control systems, due to their pseudorandom proprieties. However, reproducing chaos in digital systems is challenging because of the dynamical degradation of chaotic digital systems and, consequently, their intrinsic periodic orbits. Many techniques have been used to guarantee a sufficiently large period, making them suitable for such applications. Nevertheless, few articles pay attention to the effects of using different numerical representations on chaos degradation and, at the same time, keeping key design parameters, such as few logical resources and power consumption. Thus, this article aims to provide a new hardware architecture for a chaos-based pseudorandom number generator (PRNG) using the Half-Unit-Biased (HUB) format for fixed-point numbers by bi-coupling the tent map in conjunction with the Bernoulli map, causing a significant impact on its logical resources and performance. Results show that the HUB format is more effective than the standard fixed-point numerical representation and that the proposed approach is chaotic, with pseudorandomness.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A New PRNG Hardware Architecture Based on an Exponential Chaotic Map
    Cardoso, Matheus B. R.
    da Silva, Samuel S.
    Nardo, Lucas G.
    Passos, Roberto M.
    Nepomuceno, Erivelton G.
    Arias-Garcia, Janier
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [2] Private communications with chaos based on the fixed-point computation
    Kamata, H
    Umezawa, Y
    Dobashi, M
    Endo, T
    Ishida, Y
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (06) : 1238 - 1246
  • [3] A chaos-based keyed hash function based on fixed point representation
    Teh, Je Sen
    Tan, Kaijun
    Alawida, Moatsum
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (02): : 649 - 660
  • [4] A chaos-based keyed hash function based on fixed point representation
    Je Sen Teh
    Kaijun Tan
    Moatsum Alawida
    Cluster Computing, 2019, 22 : 649 - 660
  • [5] A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware
    Shah, Mohit
    Arunachalam, Sairam
    Wang, Jingcheng
    Blaauw, David
    Sylvester, Dennis
    Kim, Hun-Seok
    Seo, Jae-sun
    Chakrabarti, Chaitali
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2018, 90 (05): : 727 - 741
  • [6] Fast hardware architecture for fixed-point 2D Gaussian filter
    Mukherjee, Debasish
    Mukhopadhyay, Susanta
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 105 : 98 - 105
  • [7] A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware
    Mohit Shah
    Sairam Arunachalam
    Jingcheng Wang
    David Blaauw
    Dennis Sylvester
    Hun-Seok Kim
    Jae-sun Seo
    Chaitali Chakrabarti
    Journal of Signal Processing Systems, 2018, 90 : 727 - 741
  • [8] A new hardware architecture of lightweight and efficient real-time video chaos-based encryption algorithm
    Mahieddine Anouar Hadjadj
    Said Sadoudi
    Mohamed Salah Azzaz
    Hichem Bendecheche
    Redouane Kaibou
    Journal of Real-Time Image Processing, 2022, 19 : 1049 - 1062
  • [9] A new hardware architecture of lightweight and efficient real-time video chaos-based encryption algorithm
    Hadjadj, Mahieddine Anouar
    Sadoudi, Said
    Azzaz, Mohamed Salah
    Bendecheche, Hichem
    Kaibou, Redouane
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2022, 19 (06) : 1049 - 1062
  • [10] Hardware Efficient Fixed-Point VLSI Architecture for 2D Kurtotic FastICA
    Acharyya, Amit
    Maharatna, Koushik
    Sun, Jinhong
    Al-Hashimi, Bashir M.
    Gunn, Steve R.
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 165 - 168