A 12-bit 2.32 GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer

被引：3

作者：

Guo, Xuehao ^{[1
]}

Li, Zhiyang ^{[1
]}

Fang, Hao ^{[1
]}

Jia, Zelin ^{[1
]}

Tian, Fuli ^{[1
]}

Song, Chunyi ^{[1
]}

Xu, Zhiwei ^{[1
]}

机构：

[1] Zhejiang Univ, Inst Marine Elect Engn, Ocean Coll, Hangzhou, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2023年 / 20卷 / 23期

关键词：

ADC; high-linearity input buffer; pipelined-SAR; timeinterleaved; INTERLEAVED SAR ADC; CMOS;

D O I：

10.1587/elex.20.20230369

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 12-bit 2.32 GS/s time-interleaved pipelined/successive-approximation register (SAR) hybrid analog-to digital converter (ADC) implemented in 28 nm CMOS. To achieve high linearity at several GS/s, a pseudo-differential push-pull input buffer with floating-body technique is proposed. A pipelined/SAR hybrid architecture with dual-channel sampling multiplying digital-to-analog converter (MDAC) and one shared flash sub-ADC is used exploiting a simple calibration. The ADC achieves a signal-to-noise-and-distortion-ratio (SNDR) of 55.68dB and a spurious-free-dynamic-range (SFDR) of 72.18dB at 1125MHz input and consumes 175 mW.

引用

页数：5

共 50 条

[41] A 12-bit 100kS/s SAR ADC for biomedical applications
Rho, Sung-Chan
Lim, Shin-Il
International Journal of u- and e- Service, Science and Technology, 2016, 9 (08) : 17 - 22
[42] A 12-bit, 1.1-GS/s, Low-Power Flash ADC
Adimulam, Mahesh Kumar
Srinivas, M. B.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (03) : 277 - 290
[43] A 12-bit 2-GS/s Pipelined ADC Front-end Stage with Aperture Error Tuning and Split MDAC
Yang, Peilin
Li, Fule
Wang, Zhihua
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[44] A 12-bit 100-MS/s 83 dB SFDR SAR ADC with sampling switch linearity enhanced technique
Xu Dai-guo
Pu-Jie
Xu Shi-liu
Zhang Zheng-ping
Zhang Jun-an
Wang Jian-an
IEICE ELECTRONICS EXPRESS, 2019, 16 (06):
[45] A 12-bit 350-MS/s Pipelined ADC in 40-nm CMOS
Gu, Weiqi
Miao, Peng
Li, Fei
Wang, Huan
Ding, Bowen
2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 205 - 209
[46] Onchip digital calibrated 2 mW 12-bit 25 MS/s SAR ADC with reduced input capacitance
Hernandez Herrera, H. D.
Bregant, M.
Sanchez, B.
Van Noije, W.
JOURNAL OF INSTRUMENTATION, 2022, 17 (04):
[47] A 12-bit 20-MS/s pipelined ADC with nested digital background calibration
Wang, X
Hurst, PJ
Lewis, SH
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 409 - 412
[48] A Low Power 12-bit 40MS/s Pipelined ADC with Digital Calibration
Jia, Huayu
Chen, Guican
Zhang, Hong
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 137 - 140
[49] A 1-GS/s 12-bit Single-Channel Pipelined ADC in 28-nm CMOS With Input-Split Fully Differential Ring Amplifier
Zhang, Heng
He, Ben
Guo, Xuan
Wu, Danyu
Liu, Xinyu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (12) : 1931 - 1938
[50] A 12-Bit, 300-MS/s Single-Channel Pipelined-SAR ADC With an Open-Loop MDAC
Wu, Chao
Yuan, Jie
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (05) : 1446 - 1454

← 1 2 3 4 5 →