A 12-bit 2.32 GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer

被引：5

作者：

Guo, Xuehao ^{[1
]}

Li, Zhiyang ^{[1
]}

Fang, Hao ^{[1
]}

Jia, Zelin ^{[1
]}

Tian, Fuli ^{[1
]}

Song, Chunyi ^{[1
]}

Xu, Zhiwei ^{[1
]}

机构：

[1] Zhejiang Univ, Inst Marine Elect Engn, Ocean Coll, Hangzhou, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2023年 / 20卷 / 23期

关键词：

ADC; high-linearity input buffer; pipelined-SAR; timeinterleaved; INTERLEAVED SAR ADC; CMOS;

D O I：

10.1587/elex.20.20230369

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 12-bit 2.32 GS/s time-interleaved pipelined/successive-approximation register (SAR) hybrid analog-to digital converter (ADC) implemented in 28 nm CMOS. To achieve high linearity at several GS/s, a pseudo-differential push-pull input buffer with floating-body technique is proposed. A pipelined/SAR hybrid architecture with dual-channel sampling multiplying digital-to-analog converter (MDAC) and one shared flash sub-ADC is used exploiting a simple calibration. The ADC achieves a signal-to-noise-and-distortion-ratio (SNDR) of 55.68dB and a spurious-free-dynamic-range (SFDR) of 72.18dB at 1125MHz input and consumes 175 mW.

引用

页数：5

共 30 条

[1]

Ali A.M.A., 2016, HIGH SPEED DATA CONV, P165

[2] A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration [J].

Ali, Ahmed M. A. ;

Dinc, Huseyin ;

Bhoraskar, Paritosh ;

Bardsley, Scott ;

Dillon, Chris ;

McShea, Matthew ;

Periathambi, Joel Prabhakar ;

Puckett, Scott .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (12) :3210-3224

[3] A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration [J].

Ali, Ahmed M. A. ;

Dinc, Huseyin ;

Bhoraskar, Paritosh ;

Dillon, Chris ;

Puckett, Scott ;

Gray, Bryce ;

Speir, Carroll ;

Lanford, Jonathan ;

Brunsilius, Janet ;

Derounian, Peter R. ;

Jeffries, Brad ;

Mehta, Ushma ;

McShea, Matthew ;

Stop, Russell .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) :2857-2867

[4] A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS [J].

Brandolini, Massimo ;

Shin, Young J. ;

Raviprakash, Karthik ;

Wang, Tao ;

Wu, Rong ;

Geddada, Hemasundar Mohan ;

Ko, Yen-Jen ;

Ding, Yen ;

Huang, Chun-Sheng ;

Shih, Wei-Ta ;

Hsieh, Ming-Hung ;

Chou, Acer Wei-Te ;

Li, Tianwei ;

Shrivastava, Ayaskant ;

Chen, Dominique Yi-Chun ;

Hung, Bryan Juo-Jung ;

Cusmai, Giuseppe ;

Wu, Jiangfeng ;

Zhang, Mo Maggie ;

Yao, Yuan ;

Unruh, Greg ;

Venes, Ardie ;

Huang, Hung Sen ;

Chen, Chun-Ying .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (12) :2922-2934

[5] A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm2 and 500 mW in 40 nm Digital CMOS [J].

Chen, Chun-Ying ;

Wu, Jiangfeng ;

Hung, Juo-Jung ;

Li, Tianwei ;

Liu, Wenbo ;

Shih, Wei-Ta .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :1013-1021

[6] A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS [J].

Chen, Mingliang ;

Wu, Keke ;

Shen, Yupeng ;

Wang, Zhiyu ;

Chen, Hua ;

Liu, Jiarui ;

Yu, Faxin .

IEICE ELECTRONICS EXPRESS, 2021, 18 (11) :1-5

[7] A 14 bit 500 MS/s SHA-less pipelined ADC with a highly linear input buffer and power-efficient supply voltage domain arrangement in 40 nm CMOS [J].

Chen, Xubin ;

Li, Xuan ;

Shen, Yupeng ;

Liu, Jiarui ;

Chen, Hua .

IEICE ELECTRONICS EXPRESS, 2019, 16 (11) :1-5

[8]

Chung YH, 2018, IEEE ASIAN SOLID STA, P243

[9] A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology [J].

Devarajan, Siddharth ;

Singer, Larry ;

Kelly, Dan ;

Pan, Tao ;

Silva, Jose ;

Brunsilius, Janet ;

Rey-Losada, Daniel ;

Murden, Frank ;

Speir, Carroll ;

Bray, Jeffery ;

Otte, Eric ;

Rakuljic, Nevena ;

Brown, Phil ;

Weigandt, Todd ;

Yu, Qicheng ;

Paterson, Donald ;

Petersen, Corey ;

Gealow, Jeffrey ;

Manganaro, Gabriele .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) :3204-3218

[10] A 12-Bit 1 GS/s RF Sampling Pipeline-SAR ADC With Harmonic Injecting Cross-Coupled Pair Achieving 7.5 fj/Conv-Step [J].

Fang, Liang ;

Wen, Xianshan ;

Fu, Tao ;

Gui, Ping .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (08) :3225-3236

← 1 2 3 →