A Low-Power 28-GHz Beamforming Receiver with On-Chip LO Synthesis

被引：0
|
作者：
Khanna, Pawan K. [1 ]
Zhao, Yu [1 ]
Forghani, Mahdi [1 ]
Razavi, Behzad [1 ]
机构：
[1] Univ Calif Los Angeles, Elect & Comp Engn Dept, Los Angeles, CA 90095 USA
来源：
IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023 | 2023年
关键词：
5G RX; phase shift; beamforming; PHASE; ARRAY;
D O I：
10.1109/ESSCIRC59616.2023.10268710
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper introduces a new beamforming technique that avoids the trade-off between loss, power consumption, and phase shift resolution. The eight-element receiver draws 156 mW, achieving a minimum noise figure of 3.7 dB, a phase resolution of 11.7 degrees, and an LO jitter of 155 fs(rms).
引用
收藏
页码：501 / 504
页数：4
相关论文
共 50 条
  • [41] A High-Performance Low-Power Nanophotonic On-Chip Network
    Li, Zheng
    Wu, Jie
    Shang, Li
    Mickelson, Alan
    Vachharajani, Manish
    Filipovic, Dejan
    Park, Wounjhang
    Sun, Yihe
    ISLPED 09, 2009, : 291 - 294
  • [42] LOW-POWER CMOS/BICMOS DRIVERS AND RECEIVERS FOR ON-CHIP INTERCONNECTS
    BELLAOUAR, A
    ABUKHATER, IS
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (06) : 696 - 700
  • [43] A Low-Power SerDes for High-Speed On-Chip Networks
    Park, Dongjun
    Yoon, Junsub
    Kim, Jongsun
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253
  • [44] Frequency synthesis for a low-power 2.4 GHz receiver using a BAW oscillator and a relaxation oscillator
    Chabloz, Jeremie
    Ruffieux, David
    Vouilloz, Alexandre
    Tortori, Paola
    Pengg, Franz
    Mueller, Claude
    Enz, Christian
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 492 - 495
  • [45] A low-power CMOS Gm-C filter for wireless receiver applications with on-chip automatic tuning system
    Adrang, Habib
    Lotfi, Reza
    Mafinejhad, Khalil
    Tajalli, Armin
    Mehrmanesh, Saeed
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3810 - +
  • [46] An adaptive low-power control scheme for on-chip network applications
    Hsu, Chun-Lung
    Cheng, Chang-Hsin
    Huang, Yu-Sheng
    Chen, Chih-Jung
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 113 - +
  • [47] Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects
    Artundo, I.
    Heirman, W.
    Debaes, C.
    Loperena, M.
    Van Campenhout, J.
    Thienpont, H.
    2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), 2009, : 163 - +
  • [48] On-chip voltage down converter for low-power digital system
    Jou, SJ
    Chen, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (05): : 617 - 625
  • [49] Low-power crosstalk avoidance encoding for on-chip data buses
    Zhang, Qingli
    Wang, Jinxiang
    Ye, Yizheng
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1611 - +
  • [50] Precharged SRAM cell for ultra low-power on-chip cache
    Aly, RE
    Bayoumi, MA
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 95 - 98
12345