Interleaving Modulation Schemes in Asymmetrical Dual Three-Phase Machines for the DC-Link Stress Reduction

被引:2
作者
DeMarcos, Ander [1 ]
Robles, Endika [1 ]
Ugalde, Unai [1 ]
de Alegria, Inigo Martinez [1 ]
Andreu, Jon [1 ]
机构
[1] Univ Basque Country UPV EHU, Fac Engn Bilbao, Dept Elect Technol, Plaza Ingeniero Torres Quevedo 1, Bilbao 48013, Spain
关键词
multiphase; interleaving; asymmetrical dual three-phase; double zero-sequence injection (DZSI) PWM; DC-Link capacitor; DC-Link current spectrum; VECTOR-SPACE DECOMPOSITION; VOLTAGE-SOURCE CONVERTERS; COMMON-MODE VOLTAGE; CARRIER-BASED PWM; RIPPLE ANALYSIS; DRIVES; RELIABILITY; CAPACITORS; INVERTERS; STRATEGY;
D O I
10.3390/machines11020267
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The DC-Link capacitor plays a crucial role as far as power density and reliability are concerned: it occupies approximately 40% of the inverter, and causes approximately 30% of its failures. Asymmetrical dual three-phase (ADTP) multiphase arrangements are gaining relevance in the automotive sector for powertrain applications. This work focuses on reducing the impact that the widely used double zero sequence injection (DZSI) family of PWM techniques have on such a bulky and failure-prone component in an ADTP arrangement by means of interleaving techniques. By using the double Fourier integral formalism, the input current spectra and the overall performance of these PWM techniques have been derived, in terms of current rms value and voltage ripple in the DC-Link capacitor. Simulations have shown that choosing an adequate interleaving scheme and angle considerably relieves both current and voltage stresses on the DC-Link capacitor compared to noninterleaved operation. Reductions of 84% current rms and 86% voltage ripple have been achieved at static operating points. Finally, by averaging the rms current over WLTP standard driving cycle, reductions up to 26% have been obtained under more realistic conditions. All this would enhance the reliability and reduce the size of the onboard capacitors in future electric vehicles.
引用
收藏
页数:31
相关论文
共 79 条
  • [1] [Anonymous], 2017, HYBRID VEHICLES ELEC
  • [2] [Anonymous], 2022, 20585 DOE VEH TECHN
  • [3] Design of Common DC-Link Capacitor in Multiple-Drive System Based on Reduced DC-Link Current Harmonics Modulation
    Baburajan, Silpa
    Wang, Haoran
    Mandrile, Fabio
    Yao, Bo
    Wang, Qian
    Kumar, Dinesh
    Blaabjerg, Frede
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (08) : 9703 - 9717
  • [4] DC-Link Current Harmonic Mitigation via Phase-Shifting of Carrier Waves in Paralleled Inverter Systems
    Baburajan, Silpa
    Wang, Haoran
    Kumar, Dinesh
    Wang, Qian
    Blaabjerg, Frede
    [J]. ENERGIES, 2021, 14 (14)
  • [5] Analysis and Tests of a Dual Three-Phase 12-Slot 10-Pole Permanent-Magnet Motor
    Barcaro, Massimo
    Bianchi, Nicola
    Magnussen, Freddy
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2010, 46 (06) : 2355 - 2362
  • [6] Baricz A., 2010, GEN BESSEL FUNCTIONS, P1
  • [7] Bhattacharya S., 2014, P 2014 IEEE TRANSP E, P1, DOI [10.1109/ITEC.2014.6861785, DOI 10.1109/ITEC.2014.6861785]
  • [8] DC-link harmonies of three-phase voltage-source converters influenced by the pulsewidth-modulation strategy - An analysis
    Bierhoff, Michael H.
    Fuchs, Friedrich Wilhelm
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (05) : 2085 - 2092
  • [9] Bojoi R, 2002, IEEE POWER ELECTRON, P851, DOI 10.1109/PSEC.2002.1022560
  • [10] Chowdhury A., 2022, P IEEE APPL POWER EL, P125