Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter

被引：0

作者：

Woelfle, Justin ^{[1
]}

Chabini, Noureddine ^{[2
]}

Beguenane, Rachid ^{[2
]}

机构：

[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON, Canada

[2] Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON, Canada

来源：

2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE | 2023年

关键词：

FPGA; adder; multiplier; FIR filter;

D O I：

10.1109/CCECE58730.2023.10288654

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Field Programmable Gate Arrays (FPGAs) are being used in the realization of real-life applications. Adders are required in data processing units and in the realization of other arithmetic operators. We compare three types of FPGA-based adders, propose optimizations, and use the non-optimized and optimized adders for realizing a digital Finite Impulse Response (FIR) filter on FPGA and we compare the implementations. As an FPGA platform, we used the Altera Cyclone IV. The used synthesis tool is the Quartus Prime 19.1 from Altera. Experimental results are provided and discussed.

引用

页数：4

共 50 条

[41] Low Power FIR Filter implementation on FPGA using Parallel Distributed Arithmetic
Khan, Shaheen
Jaffery, Zainul Abdin
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
[42] Real-Time FPGA Implementation of FIR Filter Using OpenCL Design
Firmansyah, Iman
Yamaguchi, Yoshiki
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (01): : 117 - 129
[43] A digital energy spectroscopy based on FIR filter
Xie ShuXin
Liang Hao
Sun Jian
Yu XiaoQi
SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2011, 54 (01) : 251 - 254
[44] Design and Implementation of FPGA-Based Digital PID Controller Using Distributed Arithmetic
Wang Xianhai
Jia Jinling
Cheng Guangjian
Zhang Haijun
Yu Wenjun
MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 5659 - 5665
[45] FPGA-based real-time implementation of a digital reactivity-meter
Messai, A.
Abdellani, I.
Mellit, A.
PROGRESS IN NUCLEAR ENERGY, 2022, 150
[46] The characterization and application of a low resource FPGA-based time to digital converter
Balla, Alessandro
Beretta, Matteo Mario
Ciambrone, Paolo
Gatta, Maurizio
Gonnella, Francesco
Iafolla, Lorenzo
Mascolo, Matteo
Messi, Roberto
Moricciani, Dario
Riondino, Domenico
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2014, 739 : 75 - 82
[47] FIR Filter Implementation on FPGA Using MCM Design Technique
Trimale, Manish B.
Chilveri, Purushottam G.
2017 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, AND COMMUNICATIONS (CCUBE), 2017, : 213 - 217
[48] Efficient FPGA-based FIR - architecture and its significance in ultrasonic signal processing
Tiwari, Kumar Anubhav
Ostreika, Armantas
Platuziene, Jurate
JOURNAL OF VIBROENGINEERING, 2017, 19 (08) : 6423 - 6432
[49] Implementation and Performance Comparison of Digital Filter in FPGA
Thesni, K.
Praveen, K.
Srivani, L.
2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 589 - 594
[50] A Novel FPGA-Based Digital Filter Using Fuzzy Logic to Ensure Electromagnetic Compatibility
Bchir, Yosr
Gdaim, Soufien
Hamza, Djilali
Mtibaa, Abdellatif
PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON SCIENCES OF ELECTRONICS, TECHNOLOGIES OF INFORMATION AND TELECOMMUNICATIONS (SETIT'18), VOL.2, 2020, 147 : 204 - 212

← 1 2 3 4 5 →