Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter

被引：0
作者：
Woelfle, Justin [1 ]
Chabini, Noureddine [2 ]
Beguenane, Rachid [2 ]
机构：
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON, Canada
[2] Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON, Canada
来源：
2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE | 2023年
关键词：
FPGA; adder; multiplier; FIR filter;
D O I：
10.1109/CCECE58730.2023.10288654
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
Field Programmable Gate Arrays (FPGAs) are being used in the realization of real-life applications. Adders are required in data processing units and in the realization of other arithmetic operators. We compare three types of FPGA-based adders, propose optimizations, and use the non-optimized and optimized adders for realizing a digital Finite Impulse Response (FIR) filter on FPGA and we compare the implementations. As an FPGA platform, we used the Altera Cyclone IV. The used synthesis tool is the Quartus Prime 19.1 from Altera. Experimental results are provided and discussed.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] The Implementation of FIR Low-pass Filter Based on FPGA and DA
    Cui Guo-wei
    Wang Feng-ying
    PROCEEDINGS OF THE 2013 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2013, : 604 - 608
  • [22] Efficient Design and FPGA Implementation of Digital Filter for Audio Application
    Gawande, Gopal S.
    Khanchandani, K. B.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 906 - 910
  • [23] Modeling and FPGA-based implementation of an efficient and simple envelope detector using a Hilbert Transform FIR filter for ultrasound imaging applications
    Assef A.A.
    Ferreira B.M.
    Maia J.M.
    Costa E.T.
    Research on Biomedical Engineering, 2018, 34 (01) : 87 - 92
  • [24] Design of Full Digital Signal Generator and FIR Digital Filter System Based on FPGA
    Zhang, Qianqian
    Qu, Panrang
    Sun, Shaohua
    Yu, Erjun
    Yan, Wen
    2022 41ST CHINESE CONTROL CONFERENCE (CCC), 2022, : 4501 - 4506
  • [25] FPGA Implementation of LMS-based FIR Adaptive Filter for Real Time Digital Signal Processing Applications
    Safarian, Carlo
    Ogunfunmi, Tokunbo
    Kozacky, Walter J.
    KMohanty, B.
    2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 1251 - 1255
  • [26] Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis
    Uma, R.
    Ponnian, Jebashini
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 111 - 115
  • [27] Implementation of Energy Efficient FIR Gaussian Filter on FPGA
    Anand, Vatsala
    Kaur, Amanpreet
    PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 431 - 435
  • [28] FIR Filter Design Based On FPGA
    Zheng Jiayu
    Wei Zhenhua
    2018 10TH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2018, : 36 - 40
  • [29] Design of FIR Filter Based on FPGA
    Liu, Cai-hong
    Tian, Shuang-liang
    Liu, Zi-long
    2018 INTERNATIONAL CONFERENCE ON SENSORS, SIGNAL AND IMAGE PROCESSING (SSIP 2018), 2018, : 46 - 50
  • [30] Dynamically Reconfigurable FIR Filter Design Based on FPGA
    Zhao, Guangquan
    Ge, Qiangqiang
    Zhang, Yigang
    2015 FIFTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION AND MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2015, : 1631 - 1635
12345