Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter

被引：0

作者：

Woelfle, Justin ^{[1
]}

Chabini, Noureddine ^{[2
]}

Beguenane, Rachid ^{[2
]}

机构：

[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON, Canada

[2] Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON, Canada

来源：

2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE | 2023年

关键词：

FPGA; adder; multiplier; FIR filter;

D O I：

10.1109/CCECE58730.2023.10288654

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Field Programmable Gate Arrays (FPGAs) are being used in the realization of real-life applications. Adders are required in data processing units and in the realization of other arithmetic operators. We compare three types of FPGA-based adders, propose optimizations, and use the non-optimized and optimized adders for realizing a digital Finite Impulse Response (FIR) filter on FPGA and we compare the implementations. As an FPGA platform, we used the Altera Cyclone IV. The used synthesis tool is the Quartus Prime 19.1 from Altera. Experimental results are provided and discussed.

引用

页数：4

共 50 条

[1] Design and implementation of FIR digital filter based on FPGA
Song Zhuo-da
Wang Zhi-qian
Li Jian-rong
Shen Cheng-wu
Liu Shao-jin
CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (10) : 1073 - 1078
[2] Design and implementation of DA-Based Reconfigurable FIR Digital Filter on FPGA
Bhagyalakshmi, N.
Rekha, K. R.
Nataraj, K. R.
2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 214 - 217
[3] FPGA-based digit-serial CSD FIR filter for image signal format conversion
Lee, HH
Sobelman, GE
MICROELECTRONICS JOURNAL, 2002, 33 (5-6): : 501 - 508
[4] Implementation of a Frequency FIR Filter as 2D-FIR Filter Based on FPGA
Fakharian, Ahmad
Badr, Saeed
Abdi, Mohsen
2015 AI & ROBOTICS (IRANOPEN), 2015,
[5] FPGA Implementation of Matrix Decomposition Based FIR Filter
Wang, Hao
Yan, Jianyang
2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 374 - 377
[6] FPGA-based Digital Filter Design for Biomedical Signal
Ozpolat, Erman
Karakaya, Baris
Kaya, Turgay
Gulten, Arif
2016 XII INTERNATIONAL CONFERENCE ON PERSPECTIVE TECHNOLOGIES AND METHODS IN MEMS DESIGN (MEMSTECH), 2016, : 70 - 73
[7] Design and Implementation of a Scalable and Efficient FIR Filter Based on FPGA
Zhang, Duoli
Wang, Hao
Song, Yukun
2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING APPLICATIONS (CSEA 2015), 2015, : 682 - 688
[8] A review of the present state of art in FPGA-Based Adders
Lotfivand, Nasser
Hamidon, Mohd Nizar
Isa, Maryam Mohd
Sulaiman, Nasri
Abdolzadeh, Vida
LIFE SCIENCE JOURNAL-ACTA ZHENGZHOU UNIVERSITY OVERSEAS EDITION, 2012, 9 (03): : 1234 - 1238
[9] A Low Area FIR Filter For FPGA Implementation
Damian, Catalin
Lunca, Eduard
2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 521 - 524
[10] FPGA-Based Digital FIR Filters With Small Coefficients and Large Data Input
Chabini, Noureddine
Beguenane, Rachid
2023 IEEE 13TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE, CCWC, 2023, : 218 - 221

← 1 2 3 4 5 →