Quarter-Micron Alignment of Chiplets via Positive Self-Aligned Structures

被引：0

作者：

Yu, Shengtao ^{[1
]}

Gaylord, Thomas K. ^{[1
]}

Bakir, Muhannad S. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

IEEE PHOTONICS TECHNOLOGY LETTERS | 2023年 / 35卷 / 21期

关键词：

Optical interconnections; passive alignment; chiplets arrays;

D O I：

10.1109/LPT.2023.3308058

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A simple self-aligning methodology is demonstrated for the accurate placement of chiplets on a substrate die. This approach is enabled by the registration of reflowed polymer domes both on the substrate and on the chiplet. Using flip-chip bonding, quarter-micron alignment accuracy is proposed and demonstrated on both Si and glass substrates. The vertical separation between chiplet and die is tailorable depending on the application. This methodology provides a potential building block for co-packaged optics.

引用

页码：1183 / 1185

页数：3

共 50 条

[21] Fully self-aligned organic electroluminescent devices with dual sidewall structures
Terashita, T
Yamamoto, I
Naka, S
Okada, H
Onnagawa, H
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1999, 38 (9AB): : L1076 - L1078
[22] Advanced patterning solutions for Self-Aligned MOS structures in flash memory
Yeh, EK
Howard, BJ
McGarvey, G
Hill, E
Freidjung, I
Lane, M
ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 442 - 445
[23] FABRICATION OF FULLY SELF-ALIGNED JOINT-GATE CMOS STRUCTURES
ROBINSON, AL
ANTONIADIS, DA
MABY, EW
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (06) : 1140 - 1142
[24] SELF-ALIGNED THIN-FILM STRUCTURES WITH 1000-A RESOLUTION
HOWARD, RE
HU, EL
JACKEL, LD
APPLIED PHYSICS LETTERS, 1980, 36 (02) : 141 - 143
[25] Self-aligned SHF structures with direct and inverted ultrathin emitter regions
Verner V.D.
Lukanov N.M.
Saurov A.N.
Russian Microelectronics, 2014, 43 (07) : 449 - 453
[26] Cut Optimization for Redundant Via Insertion in Self-Aligned Double Patterning
Song, Youngsoo
Hyun, Daijoon
Lee, Jingon
Jung, Jinwook
Shin, Youngsoo
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (06)
[27] Redundant via insertion with cut optimization for self-aligned double patterning
Song, Youngsoo
Jung, Jinwook
Shin, Youngsoo
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2017, Part F127756 : 137 - 142
[28] Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning
Song, Youngsoo
Jung, Jinwook
Shin, Youngsoo
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 137 - 142
[29] A SUB-MICRON SELF-ALIGNED GAAS-MESFET TECHNOLOGY FOR DIGITAL INTEGRATED-CIRCUITS
LEVY, HM
LEE, RE
SADLER, R
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1687 - 1687
[30] SELF-ALIGNED QUARTER-TO-HALF-MICROMETER BURIED-GATE GaAs JUNCTION FET.
Lo, Y.H.
Wang, Shyh
Miller, J.
Mars, D.
Wang, Shih-Yuan
Electron device letters, 1987, EDL-8 (01): : 36 - 38

← 1 2 3 4 5 →