Signal Integrity Co- Design of a High-Speed (20 Gbps) Analog Passive CMOS Switch

被引:0
作者
Manian, Srikanth [1 ]
Shanmuganarayanan, S. [1 ]
Murugan, Rajen [2 ]
Ankamah-Kusi, Sylvester [2 ]
机构
[1] Texas Instruments Inc, Bangalore, Karnataka, India
[2] Texas Instruments Inc, Dallas, TX USA
来源
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC | 2023年
关键词
analog; CMOS; co-design; high-speed; modeling; passive switch; signal integrity;
D O I
10.1109/ECTC51909.2023.00173
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A switch (digital or analog) is an integrated circuit (IC) that connects and disconnects an electrical circuit or two separate subsystems. Switches are one of the most ubiquitous electrical circuit components today. However, with broad applications covering multiple market segments, meeting device performance requirements are becoming challenging. Analog switches, configured as multiplexers ( mux) or demultiplexers (demux), are designed to pass or isolate analog signals by switching on and off CMOS transistors. However, designing highperformance, high-speed (> 20 Gbps) bi-directional analog CMOS-based passive switches to support system-level end-to-end signal chains is typically plagued by signal integrity and timing issues. Common issues observed in high-speed analog passive switches design are meeting bandwidth, insertion loss, return loss, channel-to-channel crosstalk, OFF isolation, and THD+ (total harmonic distortion) noise. Additionally, the drive for continued miniaturization and highly- integrated switch exacerbates electromagnetic interactions between the system components (i.e., silicon + package + PCB). As such, signal integrity issues are aggravated with a potential impact on system performance if not considered and addressed early in the design phase. This paper presents the package-PCB system electrical co-design and measurement validation results of an analog passive CMOS Mux/Demux device that can support high-speed differential data transmission. We detail how electrical co-optimization of the package-PCB system interaction was achieved through a coupled circuit-to-electromagnetic modeling and simulation methodology. Laboratory measurements on a 4-Channel 20 Gbps Differential 2:1/1:2 Mux/Demux IC are presented that validate the integrity of the co-design modeling and simulation methodology.
引用
收藏
页码:1017 / 1021
页数:5
相关论文
共 9 条
  • [1] Fully depleted SOI (FDSOI) technology
    Cheng, Kangguo
    Khakifirooz, Ali
    [J]. SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (06)
  • [2] Hong E., 2021, ITS TIME LOOK FD SOI
  • [3] Co-Design of a Highly Integrated, High Peformance, 16-Channel Pulsers and Tx/Rx Switches for Ultrasound Imaging Systems
    Jain, Prashuk
    Chen, Jie
    Murugan, Rajen
    Vajeed, Nimran
    Miriyala, Aravind
    Tang, Tony
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1390 - 1395
  • [4] Jella P., 2022, ENSURING SIGNAL POWE
  • [5] Li M, 2016, IEEE C ELECTR PERFOR, P7, DOI 10.1109/EPEPS.2016.7835406
  • [6] Co-Design of a High Performance 12-bit 8GHz DDR4 Switch on a Laminate-based CSP (Chip Scale Packaging) Technology
    Li, Ming
    Moreira-Tamayo, Oscar
    Murugan, Rajen
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 992 - 996
  • [7] Mi MH, 2015, ELEC COMP C, P523, DOI 10.1109/ECTC.2015.7159640
  • [8] Tuncer E., 2003, SIGNAL INTEGRITY CHA
  • [9] Yeh MC, 2005, IEEE RAD FREQ INTEGR, P451