Design Space Exploration of Application Specific Number Formats Targeting an FPGA Implementation of SPICE

被引:0
作者
Gehrunger, Jonas [1 ]
Hochberger, Christian [1 ]
机构
[1] Tech Univ Darmstadt, Comp Syst Grp, Merckstr 25, D-64283 Darmstadt, Germany
来源
APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023 | 2023年 / 14251卷
关键词
FPGA; Posits; Floating Point Numbers; SPICE Circuit Simulation; Design Space Exploration; MODEL;
D O I
10.1007/978-3-031-42921-7_5
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Most scientific computations use double precision floating point numbers. Recently, posits as an additional alternative have been established and are subject to ongoing research. In FPGA implementations arbitrary combinations of mantissa and exponent widths are possible. For some applications the required precision can be determined analytically without knowledge of the input data. Thus, in these cases a lower bound for the hardware effort can be given. Other applications may be more resilient to the precision of the chosen number representation. One example of such application is SPICE for circuit simulation. SPICE exhibits kind of self-healing behavior, since it detects the accumulated error and if the error gets too large, it can take recovery measures. In this case, more iterations are required, leading to more operations in total. This allows us an additional degree of freedom: We can trade lower precision and thus smaller area against the increased calculation effort. This paper develops a methodology to use these different options to find an optimal solution for each specific SPICE application scenario. It turns out that for regular IEEE-754 floating point formats a number format between single and double precision delivers the best trade off between operator size and computation time. Surprisingly, using posit based representations does not improve the overall runtime of simulations.
引用
收藏
页码:66 / 80
页数:15
相关论文
共 22 条
[1]   Application of the Quasi-Static Memdiode Model in Cross-Point Arrays for Large Dataset Pattern Recognition [J].
Aguirre, Fernando Leonel ;
Pazos, Sebastian Matias ;
Palumbo, Felix ;
Sune, Jordi ;
Miranda, Enrique .
IEEE ACCESS, 2020, 8 (08) :202174-202193
[2]  
[Anonymous], Ngspice-The open source spice circuit simulator
[3]  
Barby J. A., 1993, Proceedings Sixth Annual IEEE International ASIC Conference and Exhibit, P531, DOI 10.1109/ASIC.1993.410775
[4]  
Boland D, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P185
[5]  
Bryan D., 1985, North Carolina State University, V25, P39
[6]  
Customer Spotlight, Synopsys PrimeSim Circuit Simulation Improvements with NVIDIA A100 GPUs
[7]   Designing Custom Arithmetic Data Paths with FloPoCo [J].
de Dinechin, Florent ;
Pasca, Bogdan .
IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (04) :18-27
[8]   FloatX: A C plus plus Library for Customized Floating-Point Arithmetic [J].
Flegar, Goran ;
Scheidegger, Florian ;
Novakovic, Vedran ;
Mariani, Giovani ;
Tomas, Andres E. ;
Malossi, A. Cristiano, I ;
Quintana-Orti, Enrique S. .
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2019, 45 (04)
[9]  
gitlab, Modified version of PACoGen with pipelining
[10]  
Gustafson JL., 2017, The End of Error: Unum Computing, DOI [10.1201/9781315161532, DOI 10.1201/9781315161532]